

# AR#58873 - MIG 7 Series DDR3 - Automated Trace Matching Checker against MIG 7 Series DDR3 Requirements

## Quick User Guide

### Introduction

This document describes how to use the automatic tool to verify the matching rules for the DDR3 MIG IP.

First, please read the Notes and "How to use the tool" sections in the Answer Record or on the first sheet of the tool.

The Notes are listed below.

#### Notes

1. This Checker only works on Windows.
2. Macros must be enabled in Excel.
3. The ISE or Vivado executable path must be defined in the environment variable "PATH".  
For example:  
Set PATH=c:\Work\program\145\14.5\ISE\_DS\ISE\bin\nt64; %PATH%  
Set PATH=C:\Work\program\20134\Vivado\2013.4\bin; %PATH%
4. Stripline is used for all signals.  $V=C * \text{Sqr}(Er)$  is used to calculate flight time on the PCB.  
Here  $C = 3 \text{ E-10 cm/s}$ .
5. In the FPGA Rating list, "HP/HR" is the bank type. "2.0/1.8" is the Vccaux\_io power. "L" means an FBG package. For an FFG package use the options without "L".
6. In the FPGA Working mode list, "4:1/2:1" means memory/user clock ratio. "1.5V/1.35V" means DDR3 or DDR3L. "L" means the Vccint is 0.9V. For Vccint with 1.0V use the options without "L".
7. In the Design Flow list, "ISE" means an ISE flow. "Vivado" means a Vivado Flow. "Bypass" means no PKG file is generated. If "Bypass" is selected, the user should find all information.
8. When this check is used to get package delay automatically, all DDR3 signals must use the default MIG output signal name.
9. The UCF/XDC file MUST be MIG within the default output. Use "Board File" to select the PCB layout length file.
10. If Board File is Selected, the signal name of DDR3 MUST use the default MIG signal name.
11. "Adherence to Rule" in the TotalDelay table means the length relationship between CK/Addr or DQS/DQ BEFORE PCB layout. This can help PCB layout constraint.

12. The current table can only support verification of address/control signals for one component. If other address/control skew is required, please enter new values for the new component.
13. The "Use DM" option is used when ECC is enabled and DM is ignored. "NO" means no DM is used.
14. The Board\_File\_Example sheet shows an example file format. The first column MUST be the signal name and the second column must be the route length (mil).
15. A positive Adherence value means that the signal should be longer than CK or DQS. A negative value means the signal should be shorter than CK or DQS on the board.
16. A value of zero in the Derating Table means that the value in the Overview option is not valid.
17. Matching length for differential pins (CK/CK#, DQS/DQS#) is added for the adherence column. The differential I/O should be same length including Flight time and route length.

## Guideline

Detailed steps to use the tool are described below:

1. When a standard flight time file is generated already, select "Bypass" in the Design Flow drop-down.

This will not involve ISE/Vivado in generating the flight time file.

Only address, control and data information will be generated in the TotalDelay sheet.

If flight time is not ready, please select "Vivado/ISE" for the Design Flow.

2. Select FPGA Type, FPGA Part, Packaging Type, FPGA Speed and FPGA Rating for the FPGA settings. These parameters will contribute to the maximum speed of DDR3 and the derating value.

3. Set MIG IP Settings.

Fill in the DQS group number, Rank Number and Address Number.

Also select the Target DDR3 Speed, DDR3 component Speed Grade and FPGA working Mode.

These options will generate the proper DDR3 controller information and contribute to the derating value.

If DM is not used on the board, select "NO" for the "USE DM" option.

4. To select I/O location automatically, choose the XDC file of the default MIG example design or user design for a Vivado flow. For an ISE flow choose the UCF file of the default MIG example design or user design.

5. To find the route length information automatically, choose a Board file. The board file format must be the same as in the Board\_File\_Example sheet.

6. Fill in the PCB dielectric Constant. This will define the relationship between route length and route time.

After all options are selected, the tool will look like figure 1.




Figure 1 - Vivado Flow option example

7. Click the Generate PKG button. A command line window will open as shown in figure 2.




Figure 2 - Flight time generation

This window shows the process of flight time file generation. After the file generation is done, the window will close automatically. If "Bypass" is selected in Design flow, this window will not appear. The flight time file is generated in the TMP folder defined in the Windows Environment.

8. DDR3 and derating information will be generated in the TotalDelay sheet as shown in figure 3.

Memory Total Delay Calculation												Calculate Total Delay	
IO pins	PCB Route length(mil)	PCB Route Delay(ps)	Package Min Delay(ps)	Package Max Delay(ps)	Total Min Delay(ps)	Total Max Delay(ps)	Addr/Ctl Pass?	DQ/DQS Pass?	CK/DQS Pass?	Adherence to Rule BEFORE Layout(ps)	Adherence to Rule AFTER Layout(ps)	Derating Table	
ddr3_ba[2]												DQS/DQ	
ddr3_ba[1]												Addr/CK	
ddr3_ba[0]												DQS/CK (ps)	
ddr3_ras_n												49.5 114.1 1600	
ddr3_cas_n													
ddr3_we_n													
ddr3_reset_n													
ddr3_cke[0]													
ddr3_cke[1]													
ddr3_cke[2]													
ddr3_cke[3]													
ddr3_cke[4]													
ddr3_cke[5]													
ddr3_cke[6]													
ddr3_cke[7]													
ddr3_cke[8]													
ddr3_cke[9]													
ddr3_cke[10]													
ddr3_cke[11]													
ddr3_cke[12]													
ddr3_cke[13]													
ddr3_dq[0]													
ddr3_dq[1]													
ddr3_dq[2]													
ddr3_dq[3]													
ddr3_dq[4]													
ddr3_dq[5]													
ddr3_dq[6]													

Figure 3 - DDR3 and derating information

Address, control and DQ/DQS are all generated. Derating values for DQS/DQ, ADDR/CK and CK/DQS are also generated.

9. Click the Open PKG button.

XDC/UCF, Board File and flight time files will be opened in a new Excel window.

Flight time and route length will be filled into the TotalDelay sheet automatically as in figure 4.

If PCB route information and constraint information are required automatically, Vivado or ISE must be selected in the Design Flow list. For Vivado the XDC file format will be executed and for ISE the UCF file format will be executed for the constraint file.

Memory Total Delay Calculation												Calculate Total Delay	
IO pins	PCB Route length(mil)	PCB Route Delay(ps)	Package Min Delay(ps)	Package Max Delay(ps)	Total Min Delay(ps)	Total Max Delay(ps)	Addr/Ctl Pass?	DQ/DQS Pass?	CK/DQS Pass?	Adherence to Rule BEFORE Layout(ps)	Adherence to Rule AFTER Layout(ps)	Derating Table	
ddr3_ba[2]	2278.8284		123.657	124.899								DQS/DQ	
ddr3_ba[1]	2241.4827		135.142	136.5								Addr/CK	
ddr3_ba[0]	2251.9287		120.774	121.988								DQS/CK (ps)	
ddr3_ras_n	2317.7391		123.379	124.619								49.5 114.1 1600	
ddr3_cas_n	2284.795		129.264	130.564									
ddr3_we_n	2293.0299		131.704	133.028									
ddr3_reset_n	2121.5951		147.818	149.304									
ddr3_cke[0]	2275.7535		160.652	162.266									
ddr3_cke[1]	2370.9198		171.037	172.755									
ddr3_cke[2]	1485.8741		160.151	161.761									
ddr3_cke[3]	2295.1286		142.592	144.026									
ddr3_cke[4]	2295.4249		147.635	149.119									
ddr3_cke[5]	2183.2537		144.011	145.493									
ddr3_cke[6]	2152.4689		140.613	142.027									
ddr3_cke[7]	2235.7497		157.554	159.138									
ddr3_cke[8]	2159.3866		144.703	146.157									
ddr3_cke[9]	2269.4446		148.294	149.784									
ddr3_cke[10]	2069.7289		139.095	140.493									
ddr3_cke[11]	2193.6347		120.027	121.233									
ddr3_cke[12]	2060.5446		120.049	121.861									
ddr3_cke[13]	2114.7961		120.901	122.117									
ddr3_dq[0]	2052.9443		122.596	123.828									
ddr3_dq[1]	2148.7151		118.682	119.874									
ddr3_dq[2]	2200.8613		149.31	150.81									
ddr3_dq[3]	2180.5319		148.897	150.393									
ddr3_dq[4]	2209.7485		129.334	130.634									
ddr3_dq[5]	1917.7702		118.796	119.33									
ddr3_dq[6]	1762.8072		119.081	120.277									
ddr3_dq[7]	1864.787		138.846	140.242									
ddr3_dq[8]	1928.7946		142.446	143.878									
ddr3_dq[9]	1720.958		140.076	141.484									
ddr3_dq[10]	1929.2763		140.564	141.976									
ddr3_dq[11]	1790.8215		155.089	156.646									

Figure 4 - Flight time and route delay loaded

10. In the TotalDelay sheet, click the Calculate Total Delay button. This function will use the PCB electronic constant to transfer route length to route time on the PCB. The route time will appear in the PCB Route Delay column in ps.

Minimum and maximum Flight time plus the PCB route delay are filled into the Total Min/Max column. Figure 5 shows this step.

Memory Total Delay Calculation											Calculate Total Delay			
IO pins	PCB Route length(mil)	PCB Route Delay(ps)	Package Min Delay(ps)	Package Max Delay(ps)	Total Min Delay(ps)	Total Max Delay(ps)	Addr/Ctrl Pass?	DQ/DQS Pass?	CK/DQS Pass?	Adherence to Rule BEFORE Layout(ps)	Adherence to Rule AFTER Layout(ps)	Derating Table		
ddr3_ba[2]	2278.8284	410.900629	123.657	124.899	534.55763	535.79963						DQS/DQ	Addr/CK	DQS/CK (ps)
ddr3_ba[1]	2241.4827	404.166742	135.142	136.5	539.30874	540.66674						49.5	114.1	1600
ddr3_ba[0]	2251.9287	406.050284	120.774	121.989	526.82428	528.03828						Verify		
ddr3_ras_n	2317.7391	417.916704	123.379	124.619	541.2957	542.5397						Reset Tables		
ddr3_cas_n	2284.785	413.974677	129.264	130.564	541.23868	542.53868						Note:		
ddr3_we_n	2293.0299	413.461333	131.704	133.028	545.16539	546.48939						1. Positive Adherence value means signal should be longer than CK or DQS.		
ddr3_reset_n	2121.5951	382.549542	147.818	149.304	530.36754	531.89354						2. Zero in Derating Table means the value in Overview option is not valid.		
ddr3_cke[0]	2275.7535	410.346187	160.652	162.266	570.99819	572.61219						3. The color field should not be modified by user.		
ddr3_odt[0]	2370.9198	427.505834	171.037	172.755	598.54283	600.26083								
ddr3_cs_n[0]	1485.8741	267.921271	160.151	161.761	428.07227	429.68227								
ddr3_ck_p[0]	2295.1286	413.839754	142.592	144.026	556.43175	557.86575								
ddr3_ck_n[0]	2295.4249	413.893181	147.635	149.119	561.52818	563.01218								
ddr3_addr[0]	2183.2557	393.667702	144.011	145.459	537.6787	539.1267								
ddr3_addr[1]	2192.4689	384.510221	140.619	142.027	525.12922	526.59722								
ddr3_addr[2]	2235.7497	403.139012	157.554	159.138	560.68701	562.27101								
ddr3_addr[3]	2159.3866	389.363812	144.703	146.157	534.06681	535.52081								
ddr3_addr[4]	2269.4446	409.208615	148.294	149.784	557.50261	558.99261								
ddr3_addr[5]	2069.7289	373.197432	139.095	140.493	512.29243	513.69043								
ddr3_addr[6]	2193.6247	395.539163	120.027	121.233	515.56616	516.77216								
ddr3_addr[7]	2068.5446	372.983888	120.649	121.861	493.63289	494.84489								
ddr3_addr[8]	2114.7961	381.323959	120.901	122.117	502.2246	503.4406								
ddr3_addr[9]	2052.9443	370.170963	122.596	123.828	492.76696	493.99896								
ddr3_addr[10]	2148.7151	387.43961	118.682	119.874	506.12161	507.31361								
ddr3_addr[11]	2200.8613	396.842207	149.31	150.81	546.15221	547.65221								
ddr3_addr[12]	2180.5319	393.176568	148.897	150.393	542.07357	543.56957								
ddr3_addr[13]	2209.7485	398.444678	129.334	130.634	527.77868	529.07868								
ddr3_dq[0]	1917.7702	345.78742	118.738	119.93	464.53342	465.77442								
ddr3_dq[1]	1762.8071	317.855678	115.081	120.277	436.93668	438.13268								
ddr3_dq[2]	1864.787	336.243901	138.846	140.242	475.0899	476.4859								
ddr3_dq[3]	1928.7946	347.782554	142.446	143.878	490.23125	491.66325								
ddr3_dq[4]	1720.958	310.309773	140.076	141.484	450.38977	451.79377								
ddr3_dq[5]	1929.2763	347.87211	140.564	141.976	488.88611	489.94811								
ddr3_dq[6]	1780.8215	322.907017	155.088	156.446	477.99502	479.05302								

Figure 5 - Route delay and total delay time generation

11. Click the Verify button on the TotalDelay sheet. Matching rules will be applied and checked. Results are filled into the corresponding columns as in figures 6 and 7.

Memory Total Delay Calculation											Calculate Total Delay			
IO pins	PCB Route length(mil)	PCB Route Delay(ps)	Package Min Delay(ps)	Package Max Delay(ps)	Total Min Delay(ps)	Total Max Delay(ps)	Addr/Ctrl Pass?	DQ/DQS Pass?	CK/DQS Pass?	Adherence to Rule BEFORE Layout(ps)	Adherence to Rule AFTER Layout(ps)	Derating Table		
ddr3_ba[2]	2278.8284	410.900629	123.657	124.899	534.55763	535.79963	YES			-88.6379984741211*136.836	-85.6454201269961*139.828550386081			
ddr3_ba[1]	2241.4827	404.166742	135.142	136.5	539.30874	540.66674	YES			-100.1229984741211*125.235	-90.3965337988657*134.961436804212			
ddr3_ba[0]	2251.9287	406.050284	120.774	121.989	526.82428	528.03828	YES			-85.7549984741211*139.747	-77.9120753451157*147.958995257962			
ddr3_ras_n	2317.7391	417.916704	123.379	124.619	541.2957	542.5397	YES			-88.3599984741211*137.116	-82.3834952782824*133.092475329249			
ddr3_cas_n	2284.785	413.974677	129.264	130.564	541.23868	542.53868	YES			-94.2449984741211*131.171	-92.3264680414641*133.089502561613			
ddr3_we_n	2293.0299	413.461333	131.704	133.028	545.16539	546.48939	YES			-96.6849984741211*128.707	-96.2531249400614*129.138846263061			
ddr3_reset_n	2121.5951	382.549542	147.818	149.304	530.36754	531.89354	YES			-112.7999984741211*112.431	-81.455333891197*143.774637213958			
ddr3_cke[0]	2275.7535	410.346187	160.652	162.266	570.99819	572.61219	YES			-125.6329984741211*99.469	-122.085978143421*103.015992459656			
ddr3_odt[0]	2370.9198	427.505834	171.037	172.755	598.54283	600.26083	YES			-136.0179984741211*88.98	-149.630625841382*75.3673447616959			
ddr3_cs_n[0]	1485.8741	267.921271	160.151	161.761	428.07227	429.68227	NO			-125.1319984741211*99.574	20.83997271767*245.94590784845			
ddr3_ck_p[0]	2295.1286	413.839754	142.592	144.026	556.43175	557.86575	NA			5.04299999999998*5.09299999999999	5.0964265135126*5.14642651351267			
ddr3_ck_n[0]	2295.4249	413.893181	147.635	149.119	561.52818	563.01218	NA							
ddr3_addr[0]	2183.2557	393.667702	144.011	145.459	537.6787	539.1267	YES			-108.9919984741211*116.276	-88.766493629087*136.50147697399			
ddr3_addr[1]	2192.4689	384.510221	140.619	142.027	525.12922	526.59722	YES			-105.5939984741211*119.708	-76.2110125070226*149.09059806055			
ddr3_addr[2]	2235.7497	403.139012	157.554	159.138	560.68701	562.27101	YES			-122.5349984741211*102.597	-111.774803788847*113.35716681423			
ddr3_addr[3]	2159.3866	389.363812	144.703	146.157	534.06681	535.52081	YES			-109.6839984741211*115.578	-85.1546029990285*140.107367604049			
ddr3_addr[4]	2269.4446	409.208615	148.294	149.784	557.50261	558.99261	YES			-113.2749984741211*111.951	-108.590406320605*116.635564282473			
ddr3_addr[5]	2069.7289	373.197432	139.095	140.493	512.29243	513.69043	YES			-104.0759984741211*121.242	-63.880232468531*161.93747356224			
ddr3_addr[6]	2193.6247	395.539163	120.027	121.233	515.56616	516.77216	YES			-85.0079984741211*140.502	-66.653954255981*158.856016347096			
ddr3_addr[7]	2068.5446	372.983888	120.649	121.861	493.63289	494.84489	YES			-85.6299984741211*139.874	-44.7206749738088*180.783291129269			
ddr3_addr[8]	2114.7961	381.323959	120.901	122.117	502.2246	503.4406	YES			-85.8819984741211*139.618	-53.312390542774*172.187580060906			
ddr3_addr[9]	2052.9443	370.170963	122.596	123.828	492.76696	493.99896	YES			-87.5769984741211*137.907	-43.85475460459*181.629215998498			
ddr3_addr[10]	2148.7151	387.43961	118.682	119.874	506.12161	507.31361	YES			-83.6629984741211*141.861	-57.2094010450933*168.314569557984			
ddr3_addr[11]	2200.8613	396.842207	149.31	150.81	546.15221	547.65221	YES			-114.2909984741211*110.925	-97.23999986115364*127.9759191541			
ddr3_addr[12]	2180.5319	393.176568	148.897	150.393	542.07357	543.56957	YES			-113.8779984741211*111.342	-93.1613591791856*132.058611423892			
ddr3_addr[13]	2209.7485	398.444678	129.334	130.634	527.77868	529.07868	YES			-94.3149984741211*131.101	-78.86646294549054*146.549501148172			

Figure 6 - Addr/Ctrl with CK matching results

If there is any violation, it will be highlighted in red. Green means the check has been passed. In the “Adherence to Rule BEFORE Layout” and “Adherence to Rule AFTER Layout” columns, there is chance that negative values will be displayed. A negative value means that Addr/Ctrl should be shorter than CK on board.

Figure 7 shows the matching results of DQS/DQ and DQs/CK. Similar to figure 6, green indicates a pass but red indicates failure. A negative value means that DQ should be shorter than DQS on board.

ddr3_dq[0]	1917.7702	345.79742	118.736	119.93	464.53342	465.72742		YES			-33.0030002593994*63.457	-66.2904947267551*30.1695052732449
ddr3_dq[1]	1762.8071	317.855678	119.081	120.277	436.93668	438.13268		YES			-33.3479995727539*63.11	-38.6937527216144*57.7642472783857
ddr3_dq[2]	1864.787	336.243901	138.846	140.242	475.0899	476.48859		YES			-53.1129999160767*43.145	-76.8469758244696*19.4110241755305
ddr3_dq[3]	1928.7946	347.785254	142.446	143.878	490.23125	491.66325		YES			-56.7129998207092*39.509	-91.9889288663759*4.23367113362411
ddr3_dq[4]	1720.958	310.309773	140.076	141.484	450.38577	451.79377		YES			-54.3429999351501*41.903	-52.1428482104931*44.1031517895069
ddr3_dq[5]	1929.2763	347.87211	140.564	141.976	486.43611	489.84811		YES			-54.8309998512268*41.411	-90.1931852671827*6.04881473281722
ddr3_dq[6]	1790.8215	322.907017	155.088	156.646	477.99502	479.55302		YES			-69.3549995422363*26.741	-79.7520916359366*16.3439083646131
ddr3_dq[7]	1783.0067	321.497913	162.023	163.651	483.52091	485.14891		YES			-76.2900009155273*19.736	-85.2779876266146*10.7480123733854
ddr3_dqs_p[0]	1733.1599	312.509925	133.887	135.233	446.39693	447.74293		NA	YES		-71.7000000000013*72.4999999999994	2.23576390657324*2.24376390657328
ddr3_dm[0]	1813.0007	326.906198	122.884	124.12	449.7902	451.0262		YES			-37.1510000228882*59.267	-51.5472726293165*44.8707273706835
ddr3_dq[8]	1815.2178	327.305968	64.567	65.215	391.87297	392.52097		YES			-37.9860000610352*59.609	-35.9306389305428*61.6643610694571
ddr3_dq[9]	1984.5193	357.833099	93.071	94.006	450.9041	451.8391		YES			-66.489999771182*30.818	-94.9617698028817*2.34623019711825
ddr3_dq[10]	1829.8038	329.936002	97.274	98.252	427.21	428.188		YES			-70.693000793457*26.572	-71.2676731056915*25.9973268943085
ddr3_dq[11]	1987.9894	358.4588	55.544	56.102	414.0028	414.5608		YES			-28.9629993438721*68.722	-58.0604712694375*39.6245287905625
ddr3_dq[12]	1822.4564	328.611176	57.292	57.867	385.90318	386.47818		YES			-30.7110004425049*66.957	-29.9608470328486*67.7071529671514
ddr3_dq[13]	1884.5049	339.799279	51.852	52.373	391.65128	392.17228		YES			-25.2709998084473*72.451	-35.7089503865242*62.0130496134758
ddr3_dq[14]	1857.9627	335.013396	53.811	54.352	388.8244	389.3654		YES			-27.2299995422363*70.472	-32.8820671365838*64.8193928634162
ddr3_dq[15]	1863.5047	336.012687	72.051	72.775	408.06369	408.78769		YES			-45.4699997901917*52.049	-52.1213575108244*45.3976424891756
ddr3_dqs_p[1]	1808.4408	326.083992	70.943	71.656	397.02699	397.73999		NA	YES		4.381*4.425	7.65893704676294*7.70233704676292
ddr3_dqs_n[1]	1826.6167	329.361329	75.324	76.081	404.68533	405.44233		NA	YES			
ddr3_dm[1]	1937.852	349.418414	66.566	67.235	415.98441	416.65341		YES			-39.9849996566772*57.589	-60.0420849050166*37.5319150908834

Figure 7 - DQS/DQ and DQS/CK matching results

12. If some options need to be changed, click "Reset Tables" to remove all information on the TotalDelay Sheet. The next check can then be executed.

**Tips:**

1. When Flight time, constraint files, and Board files are already opened, it is not necessary to select "Vivado/ISE". Just select Bypass. This will save on the time taken to reproduce the files.
2. When MIG IP Settings or PCB Settings are changed, select "Bypass" in the Design Flow to bypass Flight time generation to save time.
3. Make sure that the correct flow is selected when Open PKG is clicked.