

Xilinx Answer 53786 7-Series Integrated Block for PCI Express in Vivado

Important Note: This downloadable PDF of an Answer Record is provided to enhance its usability and readability. It is important to note that Answer Records are Web-based content that are frequently updated as new information becomes available. You are reminded to visit the Xilinx Technical Support Website and review (Xilinx Answer 53786) for the latest version of this Answer.

Introduction

This document illustrates the things a user needs to know to use 7 Series Xilinx Integrated PCI Express Block core v1.8 in Vivado 2012.4. All the steps are illustrated with screenshots without minimal description. The provided screenshots and the captions are self-descriptive. This should help users to get quickly familiar with the tool flow while using 7 Series Xilinx Integrated PCI Express Block core v1.8 in their design.

Along with the core output products generation, simulation and debugging of the hardware using Chipscope have also been described. Users who are familiar with generating the core in Coregen will find this document helpful in quick migration from Coregen to Vivado platform.

PCIe Core Output Products Generation (Generate Example Design)

After creating a Vivado project and generating the core as described in PG054, the example design files have to be generated separately by clicking on 'Generate Output Products' as show in Figure 1.



Figure 1 – Generate PCIe Output Products



- [nome/deepeann/n/er an_i rojecta/pere_inidad/project_a/project_a/project_a/project_a/projecta/										
ow <u>T</u> ools <u>W</u> indow Layout <u>V</u> iew <u>H</u> elp										
🏴 🗎 🐂 🗙 🖻 🎽 🊳 % 🔽 🧑 😬 Default Layout 💿 🔹 🎉										
r <	Project Manager - project_1									
	-	ertie	🔍 🛣 🖨 🔁 🔂	2	Ł	<u>्</u> र <u>ऽ</u> e	arch: Q-			
inager		ğ	💿 🕞 Design Sour	М	nage Output Broducts					
ject Settings		F	o- ⊮ ∴ pcie_	Me	inage Output Products	a				
d Sources		0	🔶 😰 pcie	A	Choose an action for each target.	Expand	I to see more information about the targ	iet. When OK is pressed, all ta	arget ac	
Catalog			- PIO_	9	taken.					
				COut	put Product Selection					
or				9	⊙-Examples		Current State: Not Generated	Action: Generate		
ate Block Desigi			🗣 🗁 Simulation S	合	Instantiation Template		Current State: Generated	Action: Do Nothin	ig	
en Block Design				-	<mark>⊙-</mark> Miscellaneous		Current State: Not Generated	Action: Generate		
					Simulation		Current State: Not Generated	Action: Generate		
ulation Settings					<mark>⊙-</mark> Synthesis		Current State: Generated	Action: Do Nothin	ig	
) Simulation	= :									

Figure 2 – List of PCIe Output Products

After the example design files have been generated, open the example design project as shown in Figure 3. This opens a separate Vivado project. The example design project location is shown in Figure 5.





project_1 - [/home/deepeshm/h/LFAR_Projects/pcie_vivado/project_1/project_1.xpr] - Vivado 2012.4 File Edit Flow Topes Window Layout View Help





/LFAR_Projects/pcie_vivado/project_1/example_project/pcie_7x_v1_8_0_example/pcie_7x_v1_8_0_example.xpr] - Vivado 201244





Figure 6 – PCIe Example Design Vivado Project GUI

PCIe Example Design Hierarchy

Pro	Project Manager - pcie_7x_v1_8_0_example							
	Sources	2						
erties	오 🔀 🖨 🔂 👔 🖪							
Prope	<pre>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>></pre>							
	<pre></pre>							

Figure 7 – PCle IP Example Design Hierarchy (Part-1)







Figure 9 – 'Collapse All' option for Project Hierarchy

pcie_7x_v1_8_0_example	• - [/	home/deepeshm/h/LFAR_Projects/pcie_vivado/projec
<u>F</u> ile <u>E</u> dit F <u>l</u> ow <u>T</u> ools <u>W</u> indov	w L	ayout ⊻iew <u>H</u> elp
🯄 📸 🕼 🖉 🗎 📉 🗙		🚵 🚳 💥 ∑ 🥵 😬 Default Layout 🔹 🥆 😜
Flow Navigator	Pro	oject Manager – pcie_7x_v1_8_0_example
🔍 🛣 🖨	s	Sources
	Itie	< 🔀 🚔 🔁 👔 📳
Project Manager	a	
🊳 Project Settings	Pro	\odot
👌 Add Sources	0	∳- Constraints (1)
= IP Catalog		ore a constrs_1
		🛛 🖗 🗁 Simulation Sources (1)
4 ID Integrator		o- a sim_1 (7)

Figure 10 - 'Expand All' option for Project Hierarchy

PCIe Example Design Synthesis



Xilinx Answer 53786 - 7-Series Integrated Block for PCI Express in Vivado



ヽ 🗠 🖙 == 💴 🗄 🔛			5
p- 중 Design Sources (1)	en 7x và (3)	-	Р
- Constraints (1)			Р
lo- ि constrs_1			Р
p - p = Simulation Sources (1) $\phi - p = sim (1) (7)$			т
	Synthesis Completed	×	
	Synthesis successfully completed.		8
	_Next	пШ	
	Run Implementation		2
	O Open Synthesized Design		F
	O Open Synthesized Design		ŝ
	○ <u>V</u> iew Reports		
Hierarchy IP Sources Libraries Compile Order			
🕹 Sources 🛛 💡 Templates	Don't show this dialog again		•
.og			
Phase 0 Netlist Checksum: d4c26e02			
INF0: [Common 17-83] Releasing license:	byncnes rs		

Figure 13 - After PCIe Example Design Synthesis

PCIe Example Design Implementation

🗌 Project Settings 👎	22	×							
	Implementation								
	Constraints								
<u>G</u> eneral	Default <u>c</u> onstraint set: 📾 constrs_1 (active)								
Simulation	Options								
S <u>y</u> nthesis	Strategy. <u>Xivado Implement</u>	ation Defaults (Vivado Implemen 💽 🐚							
	♥ Opt Design (opt_design)								
Implementation	is_enabled								
1010	tcl.pre								
0001	tcl.post								
Bitstream	-verbose								
	-effort_level	med 🗨							
	-mode	none 💌							
<u> 1</u> P	More Options								
	Power Opt Design (power_op)	t_design)							
	is enabled								
	Select an option above to see a	description of it							
		OK Cancel Apply							

Figure 14 - Vivado Implementation Options GUI

PI	oject Manager - pcie_7x_v1_8_0_example				
s	Sources	_ 🗆 🖻 ×	Σ	Project Summary	×
ertie	🔍 🛣 🖨 🖻 🔂 👔			🊳 Project Settin	igs
Rop	P→ Posign Sources (1) P→ Posign Sources (1) P→ Posign Sources (1) P→ Constraints (1)	pcie_2_1_ep_7x.v) (3)	(Project name: Product family: Project part:	pcie_7 Kintex <u>xc7k3</u>
	o-	Implementation Implementation Next Open Implemented Open attack Upen Reports	Com succe d Desi	pleted ssfully completed. gn	te p900 hesis
	Hierarchy IP Sources Libraries Compile	Don't show this dia	log ag Of	gain Cancel	
	UU		_		

Figure 15 - After PCIe Example Design Implementation

PCIe Example Design Bitstream Generation

Sources	_ D & X	Σ	Project Summary ×
९ 🔀 🖨 📑 🔂	2 🛃	3	🍪 Project Settings
 Pesign Source Pesign	es (1) ccie_2_1_ep_7x (xilinx_pcie_2_1_ep_7x.v) (3) L) urces (1)	(Project name: pcie_7x_v1_8_0_example Product family: Kintex-7 Project part: xc7k325tffg900-2
Hierarchy IP Sour	Bitstream Generation Completed Bitstream Generation successfully completed Next Open Implemented Design Yiew Reports Launch iMPACT Don't show this dialog again	eted.	module name: <u>xilinx_pcle_2_1_ep_/x</u> mthesis s: ♥ Complete xc7k325tffg900-2 egy: <u>Vivado Synthesis Defaults</u>
Log Loading rout Processing of Creating bitm Creating bits Writing bitst INF0: [Vivado INF0: [Common write_bitstre INF0: [Common	OK Ca tions ap tream 12-1842] Bitgen Completed Successfully. 17-83] Releasing license: Implementation am: Time (s): cpu = 00:00:55 ; elapsed = 17-206] Exiting Vivado at Sun Dec 30 13:	00:0	D0:58 . Memory (MB): peak = 858.129 ; gai 10 2012

Figure 16 – After PCle Example Design Bitstream Generation

PCIe Example Design Implementation Summary and Report

Project Summary ×			
🆚 Project Settings	Edit 🛠	🔎 Messages	:
Project name: pcie_7x_v1_8_0_exa Product family: Kintex-7 Project part: xc7k325tffg900-2 Top module name: xilinx_pcie_2_1_ep_	ample 7 <u>x</u>	Summary: 0 errors 0 critical warnings 102 warnings Go To: <u>Messages</u> Log Reports	
Synthesis	*	Implementation	
Status: ♥ Complete Part: xc7k325tffg900-2 Strategy: <u>Vivado Synthesis Defaults</u>		Status:	
ORC Violations	\$	🥔 Timing	
 Errors: 0 Critical Warnings: 0 Warnings: 1 Advisories: 0 		Worst Negative Slack (WNS): 3.656 ns Total Negative Slack (TNS): 0 ns Number of Failing Endpoints: 0 Total Number of Endpoints: 2972	
		Setup Hold Pulse Width	

Figure 17 – PCIe Example Design Project Summary after Bitstream Generation





	Des	sign Runs		·				-	0 e ×
	く 田 香 き	me v synth_1 v impl_1	Part xc7k325tffg900-2 xc7k325tffg900-2	Constraints constrs_1 constrs_1	Strategy Vivado Synthesis Defaults (Vivado Synthesis 2012) Vivado Implementation Defaults (Vivado Implementation 2012)	Host xir-psg xir-psg	Status synth_design Completel write_bitstream Completel	Progress	100%
•		Tcl Console Messages	🗟 Log 🗌 Reports	🛸 Design Run	(Þ





PCIe Example Design Project Directory Structure

Project directory structure in Vivado IP core generation can be confusing. Figure 20 shows the content of the top level project directory after generating the example design files. *example_project* directory shown in Figure 20 is generated only after generating the example design files. Another thing to note is that the content of *project_1.srcs* is different between before and after the example design files generation. This is shown in Figure 23



Figure 20 – PCIe Vivado Project Directory Content after Example Design Generation



Figure 21 - project_1.data Content









Figure 23 - project_1.srcs Content after PCIe Example Design Generation



hierarchy.txt is generated with the generation of the example design files. It contains the entire hierarchy of the PCIe example design files. The content of this file is shown in Figure 24 and Figure 25.

```
hierarchy.txt 💥
 xilinx pcie 2 1 ep 7x
  --pcie_7x_v1_8_0_pipe_clock (When External Clocking enabled)
  --pcie_7x_v1_8_0 (Core Top level module Generated by Vivado in synth directory)
    |-- pcie_7x_v1_8_top (Static Top level file)
       |-- pcie_7x_v1_8_core_top
            --pcie_7x_v1_8_0_pcie_top
               --pcie_7x_v1_8_0_axi_basic_top
                  --pcie 7x vl 8 0 axi basic rx
                      --pcie_7x_v1_8_0_axi_basic_rx_pipeline
                     |--pcie_7x_v1_8_0_axi_basic_rx_null_gen
                  --pcie_7x_v1_8_0_axi_basic_tx
                     |--pcie_7x_v1_8_0_axi_basic_tx_pipeline
|--pcie_7x_v1_8_0_axi_basic_tx_thrtl_ctl
                --pcie_7x_v1_8_0_pcie_7x
                   --pcie_7x_v1_8_0_pcie_bram_top_7x
                      --pcie_7x_v1_8_0_pcie_brams_7x (an instance each for Rx & Tx)
                         |--pcie_7x_v1_8_0_pcie_bram_7x
                  --PCIE 2 1 (Integrated Block Instance)
               --pcie_7x_v1_8_0_pcie_pipe_pipeline
                   --pcie_7x_v1_8_0_pcie_pipe_misc
                  |--pcie_7x_v1_8_0_pcie_pipe_lane (per lane)
             --pcie_7x_v1_8_0_gt_top
                --pcie_7x_v1_8_0_pipe_wrapper
                --pcie_7x_v1_8_0_pipe_clock
               |--pcie_7x_v1_8_0_pipe_reset
|--pcie_7x_v1_8_0_qpll_reset
               --pcie_7x_v1_8_0_pipe_user
               --pcie_7x_v1_8_0_pipe_rate
--pcie_7x_v1_8_0_pipe_sync
                --pcie_7x_v1_8_0_pipe_drp
                --pcie_7x_v1_8_0_pipe_eq
                  |--pcie_7x_v1_8_0_rxeq_scan
               --pcie_7x_v1_8_0_qpll_drp
--pcie_7x_v1_8_0_qpll_wrapper
--pcie_7x_v1_8_0_gt_wrapper
                  -- GTXE2_CHANNEL
                --pcie_7x_v1_8_0_qpll_drp.v
               --pcie_7x_v1_8_0_qpll_wrapper.v
```

Figure 24 – PCle Example Design Files Hierarchy (Part-1)



-- GTXE2_COMMON --pcie_app_7x (PIO design, in example_design directory) --PIO --PIO_EP --PIO_EP_MEM_ACCESS | | --EP_MEM | --RAMB36 | --PIO_RX_ENGINE | --PIO_TX_ENGINE | --PIO_TC_CTRL





Figure 26 – 'example_project' content after PCIe Example Design Implementation

PCIe Example Design Vivado Simulation

Simulation of PCIe Example Design in Vivado can be done with Vivado Simulator and Modelsim. In this section, steps for simulating the PCIe example design are shown for Vivado Simulator.



Simulation with Vivado Simulator

Project Settings	 Simulation Simulation Settings Run Simulation Open Static Simulation Figure 27 – Vivado Simulation Panel
•	Simulation
General General Simulation Synthesis Implementation Bitstream IP	Target simulator: Vivado Simulator Simulation set: im sim_1 Simulation top module name: pcie_7x_v1_8_0 Image: Clean up simulation files Image: Compilation Simulation Netlist Advanced Image: Compilation Simulation Netlist Advanced Image:
	Select an option above to see a description of it OK Cancel Apply
	rigure 20 - vivado onnulation octungo
Simulation	

Difficience	201011		
6) Simula	tion Settings	Hierarchy IP Sources Libraries Compile Order
	Run Si	mulation	A Sources 9 Templates
-	Open	Run Behavioral Simula	Jation
uut		Run Post-Synthesis Fu	Functional SimulationL
A RTLA	nalysis	Run Post-Synthesis Ti	Timing Simulation
Þ 📑) Open	Run Post-Implementa	tation Functional Simulation
	.	Run Post-Implementa	tation Timing Simulation
 Synthe 	esis "		
6) Synthe	sis Settings	
A	Dun S	ethodic	



In Figure 29, it shows all 'simulation' options are enabled. If the design has not been synthesized yet, only 'Run Behavioral Simulation' will be enabled.





Behavioral Simulation - Functional - sim_1 - board										
Scopes		_ 🗆 🖻	x	Objects	_	ΠĿΧ		Untitled 1 ×		ΠĽ
۹ 🖾 😂 🗐 🗐 🕻	🚡 📑 🗐 F(x) 🕻	2		Q 🗄 🗃 🛗 🖓 V	6 6		¥			
Name	Design Unit	Block Type		Name	Value	Data T		Name	Value	
ዋ 📳 board	board	Verilog Mo		🍽 😽 i[3 1:0]	00000000	Array	-rou	- tunic	T divic	
🗢 📒 EP	xilinx_pcie_2	. Verilog Mo		- 🐻 sys_rst_n	0	Logic	Q+	•	000000000000000000000000000000000000000	
🍽 🖳 RP	xilinx_pcie_2	. Verilog Mo	=	−l‰ ep_sys_clk	Z	Logic	0-	🌇 svs rst n	0	
P CLK_GEN_RP	sys_clk_gen	Verilog Mo		- 🕼 rp_sys_clk	0	Logic	5007		7	
P CLK_GEN_EP	sys_clk_gen	Verilog Mo		ep_pci_exp	1	Array		44 EP_595_CIK	2	
-C Initial 193_337	board	Verilog Pro		🔍 🚽 ep_pci_exp	1	Array		₩ rp_sys_clk	0	
Initial212_337	. board	Verilog Pro		P g rp_pci_exp	1	Array	14	ep_pci_exp_txn[0:0]	1	
P-Ugibi	glbl	Verilog Mo		o-s rp_pci_exp	1	Array		• 📲 ep_pci_exp_txp[0:0]	1	
-C Initial53_33/55	gibi	Verilog Pro	H	- Ug ep_sys_cik_n	1	Logic		• 📲 rp pci exp txn(0:0)	1	
		veriloa Pro			0	Arrow	10	• The project of the two in the second secon	1	
an Scope 66 Source	es				5000	Array		The second secon	1	
Simulation Scope Proper	ties	_ 🗆 🖄	×	REF_CER_HA	3000	Array	-	We ep_sys_clk_n	1	
							4	🍇 ep_sys_clk_p	0	
							E.	REF_CLK_FREQ[31:0]	000000000000000000000000000000000000000	
🧧 board							- Refer	REF_CLK_HALF_CYCLEI3	000000000000000000000000000000000000000	
							-			
Name: /board										
Design unit: board							าก			
Block type: Verilog M	odule						4JL			
		•						1		4
Tcl Console _ D										
Running defaul	t test {sampl	e_smoke_test)}							
run. Time (s).	cnu = 00.00.	02 · elansed	= 0	0:00:06 Memory	(MB)• neak =	2794 605	· nai	n = 0.000		
a xsim: Time (s).	: cpu = 00:00	:12 : elapsed	1 = 1	00:00:16 . Memory	(MB): peak	= 2794.605	; ga.	ain = 30.016		
INF0: [Vivado	12-1395] XSim	completed. [Desi	gn snapshot 'boar	d_behav' loa	uded.	, 5-			
📒 🍐 launch_xsim: T	ime (s) cpu	= 00:24:48 ;	ela	psed = 00:05:41 .	Memory (MB)	: peak = 2	794.6	05 ; gain = 30.203		

Figure 31 – Vivado Example Design Project GUI after running Behavioral Simulation

After running the simulation, you could select the signals from the 'objects' window shown in Figure 32 and drag it to the waveform viewer. Figure 32 shows *user_lnk_up* signal in the waveform viewer. This signal indicates that the PCIe link between the Endpoint and the Root Port has come up and the enumeration from root port to the endpoint can be started.



🊳 🛞 ∑ 🧔 🔚 Default Layout 🔹	🖎 🔣 🕅 🕅 200 us 🔹	vi 📗 📮 🖏		Rea
Behavioral Simulation - Functional - sim_	1 - board			
Scopes _ C Z ×	Objects _ 🗆 🗠 ×	🔄 🔄 Untitled 1* 🛛 🥺 sample_tests	1.vh ×	D C ×
a 🖾 🛱 📳 🕲 🗐 🖓 🗐 🖓	< 법 🛗 🛗 💪 🔞 🖏	→]		57.812001 us
Name Design Unit	Name Value	Par Name	Value	10 us
-FM TSK_BUIL pci_exp_usr -FM TSK_BAR pci_exp_usr	-matrix 1		0	
-F(A) TSK_BAR pci_exp_usr	- The transmission of transmis	<pre> • • • • • • ep_pci_exp_txn[0:0] • • • • • • ep_pci_exp_txp[0:0] • • • • • • • • • • • • • • • • • • •</pre>	z	Z
-RM FNC_CO pci_exp_usr	- trn_tdst_rdy_n o	🔍 • 📲 rp_pci_exp_txn[0:0]	z	Z
-C Initial209 pci_exp_usr		•	Z 1	Z
	o-o trn_td[63:0] 00000001 o-o trn_trem_ni[00000000	🕅 🕼 ep_sys_clk_p	0	
Scope & Sources	- 📸 trn_tsof_n 1 - 📸 trn_teof_n 1	REF_CLK_FREQ[31:0] REF_CLK_HALF_CYCLE[31:0]	00000000000000000000000000000000000000	00000000000000000000000000000000000000
Simulation Scope Properties _ C ×	- 🚡 trn_terrfwd_n 1 - 📸 trn_tsrc_rdv_n 1	📲 • 📲 PIPE_SIM[31:0]	54525545	54525545
Initial301_17488	- trn_tsrc_dsc_n 1	🖕 🦉 user_lnk_up	1	
Name: /board/RP/tx_usrapp/In	• • j[31:0] XXXXXXXX			
Design unit: pci_exp_usrapp_tx	• • DATA_STOR 11100000	l₀] 21		
Block type: Verilog Process	ADDRESS_3 10111110			

Figure 32 – PCle 'user_Ink_up' Assertion

If you do not save the signals that you selected for monitoring in the waveform viewer, all this will be lost if you re-run the simulation. In order that the same set of selected signals appear on the waveform viewer after re-running the simulation, save your waveform file as shown in Figure 33 and also select this waveform in the 'view wave' option as shown in Figure 34.

Save Waveform	
Save In: pcie_7x_v1_8_0_example pcie_7x_v1_8_0_example.data pcie_7x_v1_8_0_example.sim pcie_7x_v1_8_0_example.srcs	Image: Select a file to preview.
File name: board_behav.wcfg Files of type: Waveform Configuration file (.wcfg)	
	Save

Figure 33 – Saving Vivado Simulation Waveform



	Project Settings	-		i.		
	9 70	Simulation				
Design l board	General	Target simulator:	Vivado Simulator	•		
xilinx_pc xilinx_pc		Simulation set:	Simulation set:			
ext_clk.pip pcie_7x. port pcie_2_1	Simulation	Simulation top module name:	board			
<pre>x_usrapp pci_exp. <_usrapp pci_exp.</pre>		🗹 Clean up simulation files				
 TSK_SYS pci_exp. TSK_SYS pci_exp 	Synthesis	Compilation Simulation	Netlist Advanced			
e 🖧 Sources		Simulation Run Time*		10000ns		
Properties _ 🗆	Implementation	More Simulation Options				
Select	t WCFG file					
(board (EP)	: 📁 pcie_7x_v1_8_0_6	example		Image: Contract of the second seco		
1 Recent Directories						
Logic						
File Preview						
57				Name: board_behav.wcf{		

Figure 34 - Open already Saved Vivado Simulation Waveform

Figure 35 shows the PCIe example design simulation in progress. In the working simulation, the *user_lnk_up* should be asserted and you should see the output on the console as shown in Figure 35.

Behavioral Simulation - Functional	- sim_1 - board					
Scopes 💷 🗠 🗡	Objects _ 🗆 🖻 🗶	🔞 sam	nple_tests1.vh 🗙 🖀 board_be	hav.wcfg* ×		2
a 🖀 🛢 🕲 🗟 🚭 📃 🤌	< 🔁 🛗 🛗 💪 🖁 🖏)			57.81200	<mark>1 u</mark>
Name Design L	Name Value	🗒 Na	ame	Value	lõ us	50
- fw TSK_BUIL pci_exp_	- trn_trem_n 0	Q+	svs rst n	1		
-rw TSK_BAR pci_exp_	- 🏠 trn_reset_n 1	<u> </u>	user reset	0		
		9	user_Ink_up	1		
🚟 Scope 🛛 🖧 Sources	- trn_tdst_dsc_n 1	<u>_</u>				
Simulation Scope Pr 💷 🗗 🗶 🗡		▲				
← → 😼 k	Speed_chan 1					
Initial301_17488	🗣 🥳 trn_trem_ni[00000000	12				
	- 🍓 trn_tsof_n 1	2				
Name: /board/RP/tx_usra	- trn terrfwd n 1	4				
		⇒ ◀		▲		
Tcl Console						2
Z [41475000] :	Check Device/Vendor ID - PAS	SED				
↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	TSK_PARSE_FRAME on Transmit TSK PARSE FRAME on Receive					
A [49523000] :	Check CMPS ID - PASSED					
[49523000] :	SYSTEM CHECK PASSED					
[49523000] :	Expected Device/Vendor ID = 701	110ee				
× [49523000]:	Reading from PCI/PCI-Express Co	nfigurat	tion Register OxOO			
L 495/1000] :	TSK PARSE FRAME ON TRANSMIT					
E 51555000] .	TECT DAGGED Devides Alendes T	D 701110				

Figure 35 – PCIe Example Design Simulation in Progress



You could also run the already ran simulation by opening *.wdb file as shown in Figure 36.



Figure 36 – Open Already Completed Simulation

Vivado has a number of windows. The Vivado GUI allows customizing windows layout by providing a certain layouts specific for Simulation, Floorplanning etc. Figure 37 shows the 'Simulation Layout'

<u>V</u> iew <u>R</u> un <u>Help</u>	-						Q+ Search con	nmands
s 🕺 🔀 🥶 Simulation 🔹 🦄 🔛 🕬 🛛 200 lus 🔹 🧏 🔲 🗔								
Behavioral Simulation - Functional - sim	_1 - board							
Scopes	_ 🗆 🖻 ×	Objects	_			sample_tests1.vh 🗙 🔤 I	ooard_behav1.wcfg ×	
a 🖾 🖨 📳 🛞 🗐 🖓 🗐 🖓 🖓		۷ 🗄 🛅 🕹 ۷	6 6		₩			
Name Design Unit B	Block Type	Name	Value	Data T 📤	B	Name	Value	
- (x) TSK_DISP pci_exp_usr V	erilog Task	🖵 📸 trn_trem_n	0	Logic	-111			
TSK_BOIL pci_exp_usr v	erilog Task	- 🛅 trn_clk	1	Logic	Q+	🎍 sys_rst_n	1	
TSK_BAR pci_exp_usi v	erilog Task	- 🚡 trn_reset_n	1	Logic	Q-	🕼 user, reset		
TSK BAR pri ovp usr V	erilog Task	- 🛅 trn_lnk_up_n	0	Logic	50078	lik user lek up	1	
TSK_BAK pci_exp_usi v	erilog Fun	-m trn_tdst_rdy_n	0	Logic 💻		a user_mk_up	1	
ENC CO pri explusit V	erilog Fun	-m trn_tdst_dsc_n	1	Logic		2000		00000000
C Initial209 pci explusit V	erilog Pro	P mathematic av[011110	Array	14			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
C Initial205 pci_exp_dsi v	erilog Pro	- peed_chan	1	Logic				
C Initial301 pci evp usr V	erilog Pro	🔍 🙋 trn_td[63:0]	00000001	Array				
A Scope A Sources		🔍 🖓 trn_trem_ni[00000000	Array	-			
mocope de sources		- 📸 trn_tsof_n	1	Logic				
Simulation Scope Properties	_ 🗆 🖻 ×	- 📸 trn_teof_n	1	Logic	2			
		- 📸 trn_terrfwd_n	1	Logic	aP			
		-m trn_tsrc_rdy_n	1	Logic				
Initial301_17488		-m trn_tsrc_dsc_n	1	Logic	E.			
		🔍 🐼 i[3 1:0]	XXXXXXXXXX	Array	-F			
Name: /board/RP/tx_usrapp/Initia	1301_17488 📩	🍽 🥳 j[31:0]	XXXXXXXXXX	Array				
Design unit: noi explusrann tx		🍽 😽 🖓 🗠 🔍	XXXXXXXXX	Array	↔			
besign and perceptus applied		🔍 🖓 DATA_STOR	11100000	Array	м			
Block type: Verilog Process	-	🔍 🖓 ADDRESS_3	10111110	Array	5,0 4			
			10111110			•		
Tcl Console								_ 0
- 576830001 : Writ	ing (fg Addr F	0x000000011						
577470001 : Read	ling Cfg Addr [0x00000001]						
🗒 📕 (finish called at time : 57812001 ns : File "/home/deeneshm/h/FAR Projects/ncie vivado/nroject 1/example project/ncie 7x v1 8.0 example/nci								

Figure 37 - Vivado Simulation Layout



Simulation in Modelsim

When generating the PCIe Example Design as illustrated in the previous section, it comes with an entire simulation setup along with a script to simulate the example design in Modelsim. The location of that script is shown in Figure 38.

▽ 💼 project_1
🕨 💼 project_1.data
▼ project_1.srcs
▽ 🖮 sources_1
🗢 🚞 ip
▽ 늘 pcie_7x_v1_8_0
Þ 🖮 doc
🕨 💼 example_design
👂 🚞 dsport
▽ 늘 functional
📄 board.f
🖹 board.v
📄 board_common.vh
pipe_interconnect.v
📄 simulate_mti.do
simulate_ncsim.sh
simulate_vcs.sh
🖹 sys_clk_gen.v
🖹 sys_clk_gen_ds.v
waves_vcs.tcl
iinx_lib_vcs.f

Figure 38 – PCIe Example Design Modelsim Simulation Script

Debugging with Chipscope

Synthesized Design - xc7k325tffg900-2 (activ	e)				
Netlist	_ 🗆 🖻 ×	∑ Project Summary × ♦ Device ×			
		<u>.</u>			
pcie_7x_v1_8_0 a Nets (2040) b Primitives (1023)			X0Y6	X1Y6	
Inst (pcie_7x_v1_8_top)		→	X0Y5	X1Y5	
		Q-	<u>X0Y4</u>	<u>X1Y4</u>	
			<u>X0Y3</u>	X1Y3	
Sources Netlist	_ 🗆 🕑 ×		<u>X0Y2</u>	X1Y2	
← → 100 k		**	X0Y1	<u></u>	
		Å	ΧΟΥΟ	X1Y0	

Figure 39 – PCIe Example Design Vivado Project GUI after opening the Synthesized Design

The details on how to debug a design using chipscope in Vivado is provided in UG936[1]. This section illustrates how to grab signals for debugging in PCIe example design. For more information, please refer to UG936.

Vivado allows selecting signals for debugging, same as in Chipscope inserter. There is an additional feature where you could search for specific nets, using wild cards, in the whole design. This is shown in Figure 40. To start grabbing signals for chipscope, you should first open the synthesized design as shown in Figure 39.

Find	×
Eind Nets	
Name Transformer Matches Name	≤ +
▶	
☑ Unique nets only	
Note: results applicable to logical nets only.	
	□ <u>M</u> atch Case
✓ Open in a new tab	
	OK Cancel

Figure 40 – Search 'nets' for Probing in Chiscope

Synthesized Design xcrkszstilg900-2 (active)	
Netlist _ 🗆 🗠 🔀 Project Summary 🗙 🛞 Device 🗙	
□ □ △ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □ □	
ser_reset_out	X0Y6
P→ IR inst (pcie_7x_v1_8_top)	VOVE
• 🖻 Nets (901)	XUTS
∳- ⓐ inst (pcie_7x_v1_8_core_top)	X0Y4
💑 Sources 🙀 Netlist	
	NOVO.
Net Properties	XU13
🕼 user_Ink_up	X0Y2
Port count: 1	X0Y1
Route status: Has unplaced ports or pins	
Constant Attributes Unstance Ding Aligned Ninder Disblader () 7	χογο
General Autoputes Instance Pins Anases Nodes PipNode: 4 🕨 🗉	
Find Results - Nets - Name matches "*user*up*" (3)	
Id Name Instance Pins Flat Pins Driver Route Status	
▶ 1 inst/inst/n_467_user_Ink_up_int_reg_i_1 5 5 V Has unplaced por	ts or pins
🔮 2 inst/inst/user_Ink_up 2 8 🗸 Has unplaced por	ts or pins
😵 🔈 user_Ink_up 1 1 V Has unplaced por	ts or pins

Figure 41 – PCle Example Design user_Ink_up Signal



Synthesized Design * - xc7k325tffg900-2 (active)							
Netlist		$=\Box \mathrel{\scriptstyle{}} \times$	vice × 🗈 xilinx_pcie_2_1				
Z 🔄 🖪			ionstrs_1/imports/exam				
🔚 🚽 👘 🔤 🔤	K_rate		117 # User Clk Heart				
🛛 🗕 👝 pl_transr	nit_hot_rst		118 #				
🛛 🚽 🖕 pl_upstre	eam_prefer_deemph		119 set_property PAC				
- 🎠 reg_cloci	<_locked		120 set_property PAC				
- 🖕 📥 📥	<		121 set_property PAC				
🛛 🚽 👝 rx_np_re	q		122 set_property PAC				
	_tlast		123				
	_tready		124				
	_tvalid		× 125 ###################################				
			// 126 # Physical Const				
- 🗟 sys_rst_r	1						
— 🍌 tx_cfg_gr	nt		120 # SVS slock 100				
— 🍌 tx_cfg_re	q		129 # SYS CLOCK 100				
— 🏊 tx_err_d	rop		- 131 # Transceiver ar				
— 🗟 user_lnk	🚳 Net Properties	Ctrl+E	132 # resources (FPG.				
- 🌦 user_res	Uprouto		🗌 🖓 🛛 133 # To use these p				
└─ <u></u>			💼 134 # instantiated i				
🕒 🙃 Primitives (1	Report Net Route Stati	us	135 # Please refer t				
💦 🕺 Sources 🛛 🕅 Netli	👹 Mark Debug		136 # (UG) for guide				
Net Dreventies	Unmark Debug						
Net Properties	🚽 💕 Assign to Debug Port		139 set property PAC				
🗲 🔿 🚱 📐	Select Driver Pin	140 set_property PAC					
璿 user_Ink_up	😕 Schematic	F4	141				
	Show Connectivity	Ctrl+T	142				
NAME		C(1+1	143				
	🚠 Show Hierarchy	F6					
MARK_DEBUG			145 # End				

Figure 42 – 'Mark Debug' for Probing user_Ink_up in Chipscope

Confirm Debug Net(s)	×			
OK to debug user_Ink_up net?				
This will create MARK_DEBUG constraints, which will be added to the target XDC constraint file when you save the design, causing synthesis to go out of date. To avoid having to rerun synthesis you can click Force-up-to-date.				
Don't show this dialog again				
	OK Cancel			



 Ne	<pre>tx_crg_gnt</pre>	- C C ×	
+	→ 100 k		
<u>"</u> "	user_Ink_up		
Q	CLASS	net 🔺	
-	NAME	pcie_7x_v1_8_0_i/inst/	
mha	MARK_DEBUG		
Table 1	DONT_TOUCH		
	ROUTE_STATUS	UNPLACED	
	IS_ROUTE_FIXED		
	PARENT	pcie_7x_v1_8_0_i/inst/	
×	PINE COLINIT		

Figure 43 – user_Ink_up Net Properties after enabling 'MARK_DEBUG'

Save Constraints	- Baa	X		
Select a target file to write new unsaved constraints to. Choosing an existing file will update that file with the new constraints.				
○ <u>C</u> reate a new file				
File name:				
Fil <u>e</u> location:	🔂 <local project="" to=""> 👻</local>			
🗈 xilinx_pcie_2_1_ep_7x_1_lane_gen1_xc7k325t-ffg900-2_KC705 👻				
	OK Cancel			

Figure 44 – Saving 'Mark Debug' Constraints to the existing XDC file.

Synthesized Design - xc7k325tffg900-2 (active)	
Sources 💷 🗠 🗵	vice 🗙 🎚 xilinx_pcie_2_1_ep_7x_1_lane_gen1_xc7k325t-ffg900-2_KC705_REVC.xdc 🗴 🕨
< 🔀 🖨 🔁 🚼 🔄	ionstrs_1/imports/example_design/xilinx_pcie_2_1_ep_7x_1_lane_gen1_xc7k325t-ffg900-2
O Sign Sources (1) O @, xilinx_pcie_2_1_ep_7x (xilinx_pcie_2_1_ep_7x.v) (3) O Constraints (1) O - Constraints (1) Image: Constraint (1)	<pre>117# User Clk Heartbeat = led_3 118# 119 set_property PACKAGE_PIN AB8 [get_ports led_0] 120 set_property PACKAGE_PIN AA8 [get_ports led_1] 121 set_property PACKAGE_PIN AC9 [get_ports led_2] 122 set_property PACKAGE_PIN AB9 [get_ports led_3] 124 X 125 ###################################</pre>
	<pre>// 120 # Provide Constraints 120 # Provide Constraints 128 # 129 # SYS clock 100 WHz (input) signal. The sys_clk_p and sys_clk_n 130 # signals are the PCI Express reference clock. Virtex-7 GT 131 # Transceiver architecture requires the use of a dedicated clock 132 # resources (FPGA input pins) associated with each GT Transceiver. 133 # To use these pins an IBUFDS primitive (refclk_ibuf) is 134 # instantiated in user's design.</pre>
Hierarchy IP Sources Libraries Compile Order Sources Netlist	135 # Please refer to the Virtex-7 GT Transceiver User Guide 136 # (UG) for guidelines regarding clock resource selection. 137 # 138
	139 set_property PACKAGE_PIN U8 [get_ports sys_clk_p] 140 set_property PACKAGE_PIN U7 [get_ports sys_clk_n] 141 142 143
Location. /nume/deepesim/h/LFAR_Projects/pcie_ Type: XDC ▼ Size: 6.2 KB Modified: Today at 20:55:52 PM Conied to: psio_2 x x1, 8, 0 example area(construction)	144 ###################################



Generating Debug Cores (Set up Debug)

pcie_7x_v1_	B_0_example - [/home/deepeshn	n/h/LFAR_Proje
<u>F</u> ile <u>E</u> dit F <u>l</u> ow	<u>T</u> ools <u>W</u> indow Layout ⊻iew <u>H</u> elp	
🏂 🖻 🖺 🕼	Eloorplanning	📀 🍪 🗞 🔼
Flow Navigator	I/O Planning)esign * – xc7k325
a 🔽 🚔	Timing •	
	🕍 Sch <u>e</u> matic 🛛 🛛 🗛	
 Project Manag 	Show <u>C</u> onnectivity Ctrl+T	
🚳 Project	॑ Show Hierarchy F6	pl_transmit_hot_rs
Add So	🖩 Report Utili <u>z</u> ation	pl_upstream_pref
🚛 i P. Catal	Report Power	* reg_clock_locked
gin catal	✓ Report <u>D</u> RC	rx np req
 IP Integrator 	Report <u>N</u> oise	s_axis_tx_tlast
👫 Create	Report Clock Networks	s_axis_tx_tready
📄 Open B	🌲 IP Pac <u>k</u> ager	s_axis_tx_tvalid
	<u>R</u> un Tcl Script	svs_rst_n
 Simulation 	🥂 Set up Debug	tx_cfg_gnt
🊳 Simulat	C <u>u</u> stom Commands	tx_cfg_req
🔍 Run Sin	🌀 Project <u>S</u> ettings	tx_err_drop
-	🕺 🖗 Options	user_ink_up

Figure 46 – Generating Debug Cores



Set up Debug				
	Set up Debug			
	This wizard will guide you through the process of choosing nets and connecting them to debug cores.			
	The wizard is automatically populated with any selected nets and with nets from the Unassigned Debug Nets folder.			
VIVADO.	To continue, click Next			
	< <u>B</u> ack <u>Next ></u> <u>F</u> inish Cancel			

Figure 47 – Setup Debug GUI

Set up Debug Specify Nets to Debug		×
Specify Nets for debugging		
Name	Clock Domain Driver 1	
-As prie 7x v1 8 0 i/inst/reg clock locked		
- pcie 7x v1 8 0 i/inst/svs rst n	PIPE USERC. IBUE	ž ž
\square pcie 7x v1 8 0 i/inst/user lnk up	PIPE USERC FDRE	Ŭ Ŭ
Add/Remove Nets	Deck Newty	Nets to debug: 3

Figure 48 – Selected Nets for Probing in Chipscope

Add/Remove Nets				
3 +				
✓ Unique nets only				
☐ <u>M</u> atch case				
Fjnd				
Nets to Debug (3)				
Image: System Control of				

Figure 49 – Add/Remove nets in Setup Debug



Figure 50 - Set up Debug Summary



Synthesized Design * - xc7k325tffg900-2 (active)				
Netlist _ 🗆 🗠 🗡				
🕅 xilinx_pcie_2_1_ep_7x				
💁 🛅 Nets (440)				
💁 🛅 Primitives (80)				
- 🔟 dbg_hub (dbg_hub_CV)				
• a ext_clk.pipe_clock_i (pcie_7x_v1_8_0_pipe_clock)				
— 🔟 u_ila_0 (u_ila_0_CV)				
u_ila_1 (u_ila_1_CV)				
💑 Sources 🔀 Netlist 👹 Debug				

Figure 51 – Chipscope Debug Cores in Netlist Window

Synthesized Design * - xc7k325tffg900-2 (active)			
Debug	_ 🗆 🖻 ×		
으, 🔀 🖨 😻 📑 📸 💷			
Name			
♀-II dbg_hub (labtools_xsdbmasterlib_v2)			
∳- u_ila_0 (labtools_ilalib_v2)			
••• • CLK (1)			
 			
└ Ch 0 (pcie_7x_v1_8_0_i/inst/sys_rst_n)			
└ 🙆 Ch 0 (pcie_7x_v1_8_0_i/inst/user_Ink_up)			
• □ u_ila_1 (labtools_ilalib_v2)			
Ch 0 (PIPE_OOBCLK_IN)			
• → PROBE0 (1)			
Ch 0 (pcie_7x_v1_8_0_i/inst/reg_clock_locked)			
🖵 🫅 Unassigned Debug Nets (0)			
🕹 Sources 🛛 🕅 Netlist 🛛 🏶 Debug			

Figure 52 – PCIe Example Design Selected Debug Signals in 'Debug' Window

Debug Cores Schematic











Adding More Nets for Chipscope Debugging



Figure 56 – Add cfg_bus_number for probing in Chipscope



Figure 57 – MARK_DEBUG constraints in the XDC file for cfg_bus_number

Set up Debug	×
Existing Debug Nets	
Choose how to handle existing nets connected to debug cores.	2
Continue debugging 3 nets connected to existing debug core	
O Only debug new nets	
Disconnect all nets and remove debug cores	
< <u>B</u> ack <u>N</u> ext > <u>F</u> inish Cancel	

Figure 58 – Setup Debug Options for the added signals

Set up Debug New Debug Nets Choose new nets to debug.		×
☑ Debug 9 unassigned debug nets ☑ Debug 8 selected nets		
e - e	< <u>B</u> ack <u>N</u> ext > <u>F</u> inish C	ancel

Figure 59 - Setup Debug Options for New Nets

Vivado Design Implementation Strategies

Vivado provides different implementation strategies as shown in Figure 60. A user could try by playing with these implementation strategies if the timing is not met. If the timing is still not met after trying out all the implementation strategies shown, the user might need to implement the design by altering different implementation options.

🗌 Project Settings 🗏	
Q	Implementation
General	Constraints
	Default constraint set: 🔚 constrs_1 (active)
Simulation	Options
Synthesis Implementation Bitstream IP	Strategy: Image: Strategy is a constraint of the second strategies Description: User Defined Strategies Image: Opt Designed strategies Image: Strategies Image: Opt
	select an option above to see a description of it

Figure 60 – Vivado Implementation Strategies

The 'Design Runs' window shows the result for different implementation strategies as shown in Figure 61.

_							
De	Design Runs						
0	Name	Part	Constraints	Strategy			
-	• P- y synth_1	xc7k325tffg900-2	constrs_1	Vivado Synthesis Defaults (Vivado Synthesis 2012)			
	–√ impl_1	xc7k325tffg900-2	constrs_1	Vivado Implementation Defaults (Vivado Implementation 2012)			
-	└─� impl_2 (active)	xc7k325tffg900	constrs_1	HighEffortPhySynth (Vivado Implementation 2012)			

Figure 61 – PCIe Example Design Implementation with different Strategies

PCIe Example Design with Debug Cores - Timing Analysis

This section illustrates techniques and tools for timing analysis in Vivado for the PCIe example design with the debug cores. In this specific test example, there is a hold time violation in one of the paths. The screenshots provided show how to dig in detail information on that particular path.



Reports								
0	Name	Modified	Size					
7	- 🕒 Utilization Report	12/31/12 4:20 PM	9.2 KB					
	🗆 🕒 Control Sets Report	12/31/12 4:20 PM	72.1 KB					
-	Provide Design (route_design)							
	🗕 🗎 Vivado Implementation Log	12/31/12 4:22 PM	23.5 KB					
	- 🖿 WebTalk Report							
	- 🖹 DRC Report	12/31/12 4:21 PM	5.9 KB					
	🗕 🗕 Power Report	12/31/12 4:21 PM	37.0 KB					
	– 🗎 Route Status Report	12/31/12 4:21 PM	0.6 KB					
	📔 🖵 🗎 Timing Summary Report	12/31/12 4:22 PM	133.9 KB					
	•Write Bitstream (write_bitstream)							
	— Nivado Implementation Log							
	🗕 🖿 WebTalk Report							
	📟 Tel Console 🔎 Messages 🛛 🖾 Log 🚔 Reports 🗍	🛸 Desian Runs						

Figure 62 - Reports Tab



Figure 63 - Invoking Timing Summary Report after Implementation

-2	× 🖃	vivado impiemer	ntation Log –	impi_4	2 × 📄	i iming Sun	imary kepor	t-Impi_2 ×			
-	ample	ample/pcie_7x_v1_8_0_example.runs/impl_2/xilinx_pcie_2_1_ep_7x_timing_summary_route									
10	73	73									
6.70	74	74 Design Timing Summary									
	76	/2 76									
0	77										
	78	WNS(ns)	TNS(ns)	TNS	Failing	Endpoints	TNS Total	Endpoints			
	79		0.000					7006			
\times	81	5.745	0.000			0		7000			
//	82										
	83	Timing constra	ints are no	t met							
	84										
681	86										
æ	87	Clock Summar	у								
8	88		-								
	90										
	01		Novoform (nc		Po	riod(nc)	Frequen	CV/MU+1			

Figure 64 – Timing Summary Report



	e	1		1		
Timing						_ D 8
 < ⇒ < ⇒ < ⇒ 		(In	ter-Clock Path	s – usercika	2 to clk_125mhz - Hold	
General Information		0	Name	Slack 📥 1	From	To
— Timer Settings		- S	🥐 Path 113	-0.023	u_ila_1/inst/ila_core_inst/u_ila_cap_cE_IDX[0].U_ALL_SRL_SLICE/u_srIC/S2/CLK	u_ila_1/inst/ila_core_inst/u_
– Design Timing Summary	_	<u>R</u>	🥐 Path 114	-0.023	u_ila_1/inst/ila_core_inst/u_ila_cap_ctE_IDX[0].U_ALL_SRL_SLICE/u_srIC/S2/CLK	u_ila_1/inst/ila_core_inst/u_
- Clock Summary (9)		\times	🦻 Path 115	0.049	u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.U_SRL32_D/CLK	u_ila_1/inst/ila_core_inst/u_
💁 Check Timing (13)		₽	🦻 Path 116	0.050	u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.U_SRL32_D/CLK	u_ila_1/inst/ila_core_inst/u_
💁 Intra-Clock Paths			🦻 Path 117	0.057	u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/U_CDONE/I_YESLUT6.U_SRL32_B/CLK	u_ila_1/inst/ila_core_inst/u_
- Inter-Clock Paths		-	🥐 Path 118	0.065	u_ila_1/inst/ila_core_inst/u_ila_cap_ctrddrgen/i_o_to_64k.cfg_data_vec_reg[1]/C	u_ila_1/inst/ila_core_inst/u_
			🦻 Path 119	0.070	u_ila_1/inst/ila_core_inst/u_ila_cap_ctrddrgen/i_o_to_64k.cfg_data_vec_reg[6]/C	u_ila_1/inst/ila_core_inst/u
userclk2 to clk_125mhz	-		🥩 Path 120	0.071	u ila 1/inst/ila core inst/u ila cap ctdrgen/i o to 64k.cfg data vec reg[10]/C	u ila 1/inst/ila core inst/u
Setup 4 278 ns (10)			•			

Figure 65 - Timing Error Example

Timing					
	Inter-Clock Pa	ths – usercik2 to cik_125	mhz		
- Design Timing Summary - Clock Summary (9)	From Clock:	userclk2			
 Check Timing (13) Intra-Clock Paths 	To Clock:	clk_125mhz			
- Inter-Clock Paths	Statistics —				
O_U_CLK to J_CLK O_userclk2 to clk_125mhz	Туре	Worst Slack (ns)	Total Violation (ns)	Failing Endpoints	Total Endpoints
- Setup 4.278 ns (10)	Setup	4.278	0.000	0	57
→ Hold -0.023 ns (10) → → clk_125mhz to userclk2	Hold	-0.023	-0.046	2	57

Figure 66 – Timing Error Quick Summary

& Sources N Netlist	Requirement 0.000ns Data Path Delay 0.521ns (In	ogic 0.358ns (68.
Path Properties 2 ← → [%]] ∑ ⊜	Clock Path Skew 0.265ns Clock Uncertainty 0.199ns	1)
🕏 Path 113	🚳 Path Properties.	Ctrl+E
9 Summary	Elide Setting ('From' & 'To' colum	ins)
Name Path 113 Slack (Hold) -0.023ns Surro Inst (line core inst (u) ile con str	Assign Praw Pblock New Pblock	
General Report Instances Options Timing	Select Primitives Select Primitive Parents Hide All Paths	Ctrl+Shift+
Q Inter-Clock Paths - use Design Timing Summary Q Clock Summary (9) Q Path 113 -0 Path 114 -0 Inter-Clock Paths Inter-Clock Paths	Mark Unhighlight Unmark	Ctrl+M Ctrl+Shift-
	 Schematic Wiew Path Report Report Timing on Source to Destir Set False Path Set Multicycle Path 	F4 nation

Figure 67 – Path Properties for the Failing Path

Path Properties ← → 🗞 k 🄀 🖨

ath 113				
Summery				
Name 🛛 🦻 Path 113				
Slack (Hold) -0.023ns				
Source 💿 u_ila_1/inst/ila_core_ii	nst/u_ila_cap_ctrl/u_cap	_addrgen/u_c	ap_window_counter/u_wcnt_h	cmp/allx_typeA_match_detection.cs_allx_typeA_inst/D
Destination Destination Destination	nst/u_ila_cap_ctrl/u_cap	addrgen/u_c	ap_window_counter/u_wont_h	cmp/allx_typeA_match_detection.cs_allx_typeA_inst/D
Path Group clk 125mhz				
Path Type Hold (Min at East Process	s Corner)			
Requirement 0.000ns	, conter,			
Data Path Delay 0 442ns (logic 0 442ns ((100.000%) route 0.00	One (0.000%)		
Logic Lowels 3 (CAPPV4-2)	(100.000)) Toute 0.00	0113 (0.00000))		
Clask Bath Skew 0.266ps				
Clock Path Skew 0.266hs				
Clock Uncertainty 0.199ns				
Source Clock Path				
Delay Type	Delay	Cumulative	Location	Logical Resource
(clock userclk2 rise edge)	(r) 0.000	0.000		
GTXE2_CHANNEL	(r) 0.000	0.000	Site: GTXE2_CHANNEL_X0Y7	<pre></pre>
net (fo=1, routed)	0.344	0.344		ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
			Site: BUFGCTRL_X0Y16	ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/l
BUFG (Prop_bufg_l_O)	(r) 0.026	0.370	Site: BUFGCTRL_X0Y16	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>
net (fo=1, routed)	0.606	0.976		<pre> ext_clk.pipe_clock_i/refclk </pre>
			Site: MMCME2_ADV_X0Y3	ext clk.pipe clock i/mmcm i/CLKIN1
MMCME2 ADV (Prop. mmcme2, adv. CLKIN1	CIKOUT3) (r) 0.050	1.026	Site: MMCME2_ADV_X0Y3	<pre></pre>
net (fo = 1 routed)	0.574	1.620	Site: Mineritze JABY (XOTS	evt_clk_pipe_clock_i/userclk?
let (10 = 1, Touteu)	0.574	1.000		ext_clk.pipe_clock_i/userclk2_i1_usrclk2_i1/l
NEC (Prop. bufg. L.O.)	(*) 0 035	1.676	Site: BUFGCTRL_X010	ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/i
	(1) 0.028	1.020	SILE. BUFGCTRL_X010	<pre>wile 1 (inst (ile and inst (vile and stall))</pre>
let (10=2255, routed)	0.580	2.206	Sher SUSE MADOVADO	wulla_1/inst/lia_core_inst/u_lia_cap_ctri/u_cap_add
			Site: SLICE_X1301180	U_IIa_1/Inst/IIa_core_Inst/u_IIa_cap_ctri/u_cap_add
Data Path				
Delay Type	Delay	Cumulative	Location	Logical Resource
<u>SRL16E (Prop_srl16e_CLK_Q)</u>	(r) 0.392	2.598	Site: SLICE_X130Y180	u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_add
net (fo=1, routed)	0.000	2.598		au_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_add
			Site: SLICE_X130Y180	u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_add
CARRY4 (Prop_carry4_DI[2]_C0[3])	(r) 0.062	2.660	Site: SLICE_X130Y180	u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_add
net (fo=1, routed)	0.000	2.660		u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_add
			Site: SLICE X130Y181	u ila 1/inst/ila core inst/u ila cap ctrl/u cap add
CARRY4 (Prop. carry4 CL CO[3])	(r) 0.027	2 687	Site: SLICE X130Y181	u ila 1/inst/ila core inst/u ila cap ctrl/u cap add
net (fo=1_routed)	0.000	2 687		▲ u ila 1/inst/ila core inst/u ila can ctrl/u can ado
ier (10-1), routea)	0.000	2.007	Site: SLICE V120V181	u ila 1/inst/ila core inst/u ila cap ctrl/u cap ado
DRE (Hold fdra C D)	0.030	7 649	Site: SLICE V130V181	u ila 1/inst/ila core inst/u ila cap_ctrl/u_cap_ado
Arrival Time	-0.059	2.040	SILE. SLICE_X1501181	u_lia_1/list/lia_core_list/u_lia_cap_ctri/u_cap_auc
Annual Innie Destination Closk Bath		2.040		
Deley Type	Delay	Cumulativa	Location	Logical Recourse
clock clk, 125mbz riso oddo)	(r) 0 000	Cumulative	Location	Logical Resource
CIOCK CIK_1201112 Tise euge)	(1) 0.000	0.000	SHAL CIVED CHANNEL YOUR	Cincia Zvivil 8.0 illingt/inst/at tan at tan illing
(for 1 resident)	(1) 0.000	0.000	SILE. GTXE2_CHANNEL_X0Y7	pue_/x_v1_8_0_i/inst/inst/gt_top.gt_top_l/pipe_W
net (To=1, routed)	0.381	0.381		<pre>ext_clk.pipe_clock_i/PIPE_IXOUTCLK_OUT</pre>
			Site: BUFGCTRL_X0Y16	ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/l
<u>SUFG (Prop_bufg_I_O)</u>	(r) 0.030	0.411	Site: BUFGCTRL_X0Y16	<pre>ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/0</pre>
net (fo=1, routed)	0.816	1.227		<pre> ext_clk.pipe_clock_i/refclk </pre>
			Site: MMCME2_ADV_X0Y3	ext_clk.pipe_clock_i/mmcm_i/CLKIN1
IMCME2_ADV (Prop_mmcme2_adv_CLKIN1	L_CLKOUT0) (r) 0.053	1.280	Site: MMCME2_ADV_X0Y3	<pre><pre><pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre></pre></pre>
net (fo=2, routed)	0.637	1.917		ext_clk.pipe_clock_i/clk_125mhz
			Site: BUFGCTRL_X0Y1	ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I0
BUFGCTRL (Prop_bufgctrl 10 0)	(r) 0.030	1.947	Site: BUFGCTRL X0Y1	<pre>ext_clk.pipe_clock_i/pclk i1 bufactrl.pclk i1/0</pre>
net (fo=348, routed)	0.779	2,726		▲ u ila 1/inst/ila core inst/u ila cap ctrl/u cap ado
	0.775	2.720	Site: SLICE X130Y181	u ila 1/inst/ila core inst/u ila can ctrl/u can ado
clock pessimism	_0.254	2 472	SKC. SECC_XISOTIOI	 alialitymatcorelinstyalmatcapternyalcaptada
clock uncertainty	-0.234	2.772		
Paguirad Time	0.199	2.071		
		2.0/1		

Figure 68 – Detailed Timing Report for the Failing Path



Path Properties	
🗲 🔶 🍋	
🕈 Path 113	
Name:	Path 113
Source:	u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/
Destination:	u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/
Source Clock:	userclk2 (rising at 0.000ns)
Dest Clock:	clk_125mhz (rising at 0.000ns)
Slack:	-0.023
Total Delay:	0.442
Logic Delay:	0.442
Net %:	0.0





Figure 70 - Schematic Generation for the Failing Path





Figure 71 - Failing Path Schematic

PCI Example Design Clock Network Analysis

This section provides features in Vivado that could be used for PCIe example design clock network analysis. The screenshots provided show the clock networks in the design, list of clock nets and the clocking resources usage such as BUFG, BUFR etc.

Implementation	™ txoutclk								
🚳 Implementation Settings									
Run Implementation	Start pins: 1								
4 😬 Implemented Design									
🚵 Edit Timing Constraints									
🍏 Report Timing Summary									
Report Clock Networks	Clock Networks								
🗾 Report Clock Interaction	Image: Provide the second								
Report DRC	lock Networks analysis options and create a clock networks report								
Report Noise									
🔢 Report Utilization	GTREFCLK0 (pcie_7x_v1_8_0_i/inst/inst/gt_top.gt_top. gt_top.								
🗊 Report Power	Inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].p GTREFCLK0 (pcie_7x_v1_8_0_i/inst/inst/gt_top.gt_top.								
Program and Debug	inst/gt_top_gt_top_i/pipe_wrapper_i/pipe_lane[0].g								
🚳 Bitstream Settings	Image: syscik_bur_i/i) Image: syscik_bur_i/i) Image: syscik_bur_i/i)								
Eigu	Figure 72 Creating Cleak Networks Benert								

Figure 72 – Creating Clock Networks Report

Clo	ck Networks – network_3
	⊙-™, sys_clk (100.00 MHz) (drives 3 loads)
	O Kefclk_ibuf/0)
Þer	∲- }sys_cik (sys_cik)
	GTREFCLK0 (pcie_7x_v1_8_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/pipe_wrapper_i/pipe_wrapper_i/pipe_quad.pipe_quad.pipe_common.qpll_wrapper_i/pipe_wrapper_i/pipe_wrapper_i/pipe_quad.pipe_quad.pipe_common.qpll_wrapper_i/pipe_wrapper_i/pipe_wrapper_i/pipe_quad.pipe_quad.pipe_common.qpll_wrapper_i/pipe_wrapper_i/pipe_wrapper_i/pipe_quad.pipe_quad.pipe_common.qpll_wrapper_i/pipe_wrapper_i/pipe_wrapper_i/pipe_quad.pipe_quad.pipe_common.qpll_wrapper_i/pipe_wrapper_i/pipe_wrapper_i/pipe_quad.pipe_quad.pipe_common.qpll_wrapper_i/pipe_wrapper_i/pipe_wrapper_i/pipe_quad.pipe_quad.pipe_quad.ppl_wrapper_i/pipe_wrapper_i/pipe_wrapper_i/pipe_quad.ppl_wrapper_i/pipe_wrapper_i/pipe_wrapper_i/pipe_quad.ppl_wrapper_i/pipe_wrapper_i/
2	🖵 🗊 inst/gt_top_gt_top_j/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i (p
	GTREFCLK0 (pcie_7x_v1_8_0_i/inst/inst/gt_top.gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel.gtxe
ê	<pre>Linst/gt_top.gt_top.jtpipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (pcie_7x_v1_8_0_i/inst/inst/gt_</pre>
i	
	□ sysclk_but_1 (sysclk_but_1)
	• TXOUTCIK (100.00 MHZ) (drives 1 load)
	B THE INVOLUTION (FIRE INVOLUTION)
	A DPCK (dbs.35 Mint/Jscan int/SEDIEC ISCAN becan int/DPCK)
	DPCK (dbp/his/pstal_inst/bican_int/DPCK) A DPCK (dbp/his/pstal_inst/DPCK)
	Contract (dbg hub/inst/u bufr/SERIESZ BUER BUER inst/)
	Construction and the second seco

Figure 73 – Clock Networks in PCIe Example Design

Reports								
🔍 Name	Modified	Size						
Utilization Report	12/31/12 3:40 PM	6.2 KB						
△ 🛉 Place Design (place_design)								
🚔 🛛 🗕 Vivado Implementation Log	12/31/12 3:57 PM	25.5 KB						
- 🖹 IO Report	12/31/12 3:51 PM	183.9 KB						
– 🗎 Clock Utilization Report	12/31/12 3:51 PM	15.8 KB						
– 🗎 Utilization Report	12/31/12 3:51 PM	9.2 KB						
🗆 🕒 🕒 Control Sets Report	12/31/12 3:51 PM	72.1 KB						
Provide Design (route_design)								
🗕 🗎 Vivado Implementation Log	12/31/12 3:57 PM	25.5 KB						
- 🖹 WebTalk Report								
- 🖹 DRC Report	12/31/12 3:52 PM	5.9 KB						
- B Power Report	12/31/12 3·52 PM	37.0 KB						

Figure 74 – Generate Clock PCIe Example Design Clock Utilization Report

1 llock	Primitive	Utilization											
2 3 Type	Used	Available	Num Locked										
5 BUFG	5	32	0										
6 BUFH	0	168	0										
7 BUFI0	0	40	0										
8 MMCM	1	10	0										
9 BUFR	1	40	0										
10													
11 Detai	ls of Glob	al Clocks											
12								Num	Loads				
14 Index	BUFG cell			Net Name				BELs	Sites	Locked	MaxDelay	(ns) Skew	(ns)
15	ext clk n	ine clock i/txout	clk i txoutclk i	ext clk nine c	i/	 refclk		1	1	no	1 35	0.0675	
17 2	ext clk.p	ine clock i/userc	lk1_i1.usrclk1_i1	ext_clk.pipe_c	lock i/	PTPE USE	RCLK1 TN	ģ	17	no	1.32	0.0947	
18 3	ext clk.p	ipe_clock_i/dclk	i bufa.dclk i	ext clk.pipe_c	lock i/	PTPE DCI	K TN	155	61	no	1.46	0.207	
194	ext clk.p	ipe clock i/pclk	i1 bufactrl.pclk i1	ext clk.pipe c	lock i/	PIPE 00E	BCLK IN	345	170	no	1.46	0.267	
20 5	ext clk.p	ipe clock i/userc	lk2 i1.usrclk2 i1	ext clk.pipe o	lock i/	PIPE USE	ERCLK2 IN	2250	897	no	1.76	0.566	
21													
22													
23					Num	Loads							
24 Index	MMCM cell		Net Name		BELs	Sites	Locked	MaxDelay	(ns) Sk	kew (ns)			
25	ext clk n	ine clock i/mmcm :	i ext clk nine cloc	k i/mmcm fb	1	1	no	0 012	0 000)6			
27.2	ext_clk.p	ipe_clock_i/mmcm_	i ext_clk.pipe_cloc	k i/clk 250mhz	1	1	no	1.47	0.073	22			
28 3	ext clk.p	ipe clock i/mmcm_	i ext_clk.pipe_cloc	k i/userclk1	1	1	no	1.47	0.073	12			
29.4	ext clk.p	ipe clock i/mmcm	i ext clk.pipe_cloc	k i/userclk2	1	1	no	1.47	0.073	32			
30 5	ext clk.p	ipe clock i/mmcm	i ext clk.pipe_cloc	k i/clk 125mhz	2	2	no	1.47	0.073	32			
21	ene_enerp		. exe_enaphpe_eroe		-	-			0.072	-			





References

- UG936, Vivado Design Suite Tutorial, Programming and Debugging
 PG054, 7 Series Integrated PCI Express Block core
 UG939, Vivado Design Suite Tutorial, Designing with IP

- [4]. UG893, Vivado Design Suite User Guide, Using the Vivado IDE
- [5]. UG900, Vivado Design Suite User Guide, Logic Simulation