

# How FPGAs Have Evolved to Address Compute Acceleration and Interconnects

Ken Chang



Xilinx at OFC Booth #1811

# Agenda

- > Why FPGA, Adaptable Compute?
- > FPGA to Adaptable Compute Evolution
- > FPGA Transceiver Evolution
- > Summary

# Compute and Bandwidth Needs Across All Industries

CLOUD



NETWORK



EDGE




AI ADOPTION ACROSS MARKETS  
EXPONENTIAL DATA BANDWIDTH GROWTH

# The Slowdown of Moore's Law and Technology Scaling

## Processing Architectures are Not Scaling

Performance  
vs. VAX11-780

### 40 YEARS OF PROCESSOR PERFORMANCE



Source: John Hennessy and David Patterson, Computer Architecture: A Quantitative Approach, 6/e 2018

# FPGA Evolution: From FPGA to SoC to ACAP

First FPGA Introduced



1985

First Virtex FPGA



1998

Virtex-2 Pro



2001

First 3D FPGA & HW/SW Programmable SoC




2011

First MPSoC & RFSoc



2016

ACAP




2019

Moore's Law Era

SoC Era

# Adaptive Compute Acceleration Platform



- > Based on 7nm FinFET
- > Platform Solution for Compute / Storage / Network Acceleration
- > IP Subsystems and a Network-on-Chip
- > Programmable AI Engine

# AI Engine



## > Target Applications

- >> ML Inference for Cloud DC
- >> 5G wireless: Radio, Baseband
- >> ADAS/AD Embedded Vision

## > Each Tile:

- >> ISA-based Vector Processor (SW programmable, C++, e.g.)
- >> Local Memory
- >> Adaptable, Non-blocking Interconnect


## Array Architecture



Source: Juanjo Noguera, "HW/SW Programmable Engine: Increased Compute Density Architecture for Project Everest", Hot Chips 2018

# Industry's First ACAP: Versal Architecture Overview


7nm FinFET






# ACAP Meets Compute Demands for Cloud, Network, and Edge


## CLOUD



## NETWORK




## EDGE




# FPGA Transceiver Evolution




# Backplane Transceiver Trend from Industry



# Backplane Transceiver Trend: Date Rate vs Year




# Backplane Roadmap (From 2012)




> Courtesy of E. Wu, "FPGA Optical Connectivity," OFC Workshop 2012

# Backplane Transceiver Trend: Date Rate vs Year



# Electrical vs Optical



Ashok Krishnamoorthy, "Optical interconnects in computing and switching systems: the anatomy of a 20Tbps switch card", ISSCC 2018

# On-Board Optics Solution


- > Capable of error free (BER <  $10^{-12}$ ) for compute application
- > Electrical portion (16nm FinFET) based on CEI-56G-NRZ → Published in ISSCC 2018
- > Optical portion based on EAM silicon photonics with Driver/TIA in 16nm FinFET → Submitted to VLSI 2019

Total Power per Channel	mW	pJ/bit
	126	2.25

XILINX®


imec

samtec






# Optical ...



Xilinx OFC Booth #1811

Measured Bathtub 50Gbps  
Tx7 Rx4 No EDFA Ext Loop




Error free at 50Gb/s!


# Transceiver Evolution: the “On Package” Stage

Slide courtesy of 


> Front Panel Pluggable




> Mid-Board Optics



> On Package, Electrically Pluggable




> On Package, Optically Pluggable




# Summary

## Evolution of Compute Bandwidth *Surpassed Moore's Law with New Architecture*



## Evolution of Serial I/O Bandwidth *Surpass Electrical Limits with New Architecture?*



# Acknowledgments

- > The speaker would like to thank the following people for their valuable contributions and discussions for the presentation
  - >> Anthony Torza, Ehab Mohsen, Kees Vissers, Vamsi Boppana, Gaurav Singh, Yohan Frans, Geoff Zhang, Ephrem Wu, Liam Madden

**Adaptable.**  
**Intelligent.**

