How FPGAs Have Evolved to Address Compute Acceleration and Interconnects

Ken Chang



Xilinx at OFC Booth #1811

© Copyright 2019 Xilinx



> Why FPGA, Adaptable Compute?

> FPGA to Adaptable Compute Evolution

> FPGA Transceiver Evolution







Compute and Bandwidth Needs Across All Industries



AI ADOPTION ACROSS MARKETS EXPONENTIAL DATA BANDWIDTH GROWTH



The Slowdown of Moore's Law and Technology Scaling

Processing Architectures are Not Scaling



Source: John Hennessy and David Patterson, Computer Architecture: A Quantitative Approach, 6/e 2018

FPGA Evolution: From FPGA to SoC to ACAP



Adaptive Compute Acceleration Platform



- > Based on 7nm FinFET
- > Platform Solution for Compute / Storage / Network Acceleration
- > IP Subsystems and a Network-on-Chip
- > Programmable AI Engine

AI Engine

- > Target Applications
 - ML Inference for Cloud DC >>
 - 5G wireless: Radio, Baseband >>
 - > ADAS/AD Embedded Vision
- > Each Tile:
 - ISA-based Vector Processor >> (SW programmable, C++, e.g.)
 - Local Memory >>
 - Adaptable, Non-blocking >> Interconnect



Source: Juanjo Noguera, "HW/SW Programmable Engine: Increased Compute Density Architecture for Project Everest", Hot Chips 2018

Array Architecture

40%

Less

Power

Power

Industry's First ACAP: Versal Architecture Overview

7nm FinFET



ACAP Meets Compute Demands for Cloud, Network, and Edge



© Copyright 2019 Xilinx

FPGA Transceiver Evolution



© Copyright 2019 Xilinx

Backplane Transceiver Trend from Industry



[©] Copyright 2019 Xilinx

Backplane Transceiver Trend: Date Rate vs Year



Backplane Roadmap (From 2012)



> Courtesy of E. Wu, "FPGA Optical Connectivity," OFC Workshop 2012

Backplane Transceiver Trend: Date Rate vs Year



Electrical vs Optical



Ashok Krishnamoorthy, "Optical interconnects in computing and switching systems: the anatomy of a 20Tbps switch card", ISSCC 2018

On-Board Optics Solution

- > Capable of error free (BER < 10⁻¹²) for compute application
- > Electrical portion (16nm FinFET) based on CEI-56G-NRZ → Published in ISSCC 2018
- > Optical portion based on EAM silicon photonics with Driver/TIA in 16nm FinFET → Submitted to VLSI 2019



E XILINX

Optical ...



Xilinx OFC Booth #1811

Measured Bathtub 50Gbps Tx7 Rx4 No EDFA Ext Loop



Transceiver Evolution: the "On Package" Stage

Slide courtesy of **samec**

> Front Panel Pluggable $n \cap \cap \cap$ > Mid-Board Optics n - n n> On Package, Electrically Pluggable > On Package, Optically Pluggable



Evolution of Compute Bandwidth Surpassed Moore's Law with New Architecture

Evolution of Serial I/O Bandwidth Surpass Electrical Limits with New Architecture?



Acknowledgments

> The speaker would like to thank the following people for their valuable contributions and discussions for the presentation

>> Anthony Torza, Ehab Mohsen, Kees Vissers, Vamsi Boppana, Gaurav Singh, Yohan Frans, Geoff Zhang, Ephrem Wu, Liam Madden

Adaptable. Intelligent.



© Copyright 2019 Xilinx