

2017 Xilinx Security Working Group (XSWG) Munich, Germany Agenda

HILTON MUNICH AIRPORT, Terminal Strasse Mitte 20, 85356 Munich Airport, Germany

Thursday December 7, 2017			
Topic	Presenter	Time	
Check In and Pre-Conference Luncheon		7:30am - 8:00	
Welcome and Introductions	Xilinx	8:00 - 8:15	
Next Generation Security Architecture	Xilinx	8:15 - 9:30	
Using Security in Zynq UltraScale+ MPSoC Devices	Xilinx	9:30 - 11:00	
Break		11:00 - 11:15	
Isolation for Security in Zynq UltraScale+ MPSoC Devices	Xilinx	11:15 - 12:30	
Lunch		12:30 - 1:30	
Designing a Secure System with UltraScale/UltraScale+ MPSoC Devices	Xilinx	1:30 - 2:45	
SecMon Update	Xilinx	2:45 -4:00	
Break		4:00 - 4:15	
Security Lifecycle Manager	Xilinx	4:15 - 5:15	
Day 1 Wrap Up	Xilinx	5:15 - 5:25	
Evening Social and Partner Demonstrations		5:30 - 7:00	



2017 Xilinx Security Working Group (XSWG) Munich, Germany Agenda

HILTON MUNICH AIRPORT, Terminal Strasse Mitte 20, 85356 Munich Airport, Germany

Friday December 8, 2017				
Day 2 Re-Greet		Xilinx	8:00 - 8:15	
Note on day 2 that attendees may choose from an alternate track for demo / walkthrough sessions. Contents of demo session I and demo session II are identical.				
Lecture Track: Main Assembly	y Room	Demo Track : Breakout Room		
Accelerated TLS for Xilinx	wolfSSL	Building a Zynq UltraScale+ MPSoC Devices, Secure Boot Design Cradle to Grave Session I Xilinx	8:15 - 9:00	
Trust in Xilinx Products: Assurance in Your Supply Chain	Xilinx		9:00 - 9:30	
Cybersecurity Concept Design	Mocana		9:30 - 10:15	
Break			10:15 - 10:30	
Secure Device Provisioning	Xilinx	Building a Zynq UltraScale+ MPSoC Devices, Secure Boot Design	10:30 - 11:30	
Design Guidance From an Expert: How To Be Successful with Your Next Xilinx Design	Xilinx	Cradle to Grave Session II Xilinx	11:30 - 12:15	
XSWG2017 General Session Adjourn	nment (Main	Assembly Room)	12:15 - 12:30	
Post Conference Luncheon			12:30 - 1:30	