

# 融入Python生态的开源Zynq软硬件设计框架

陆佳华  
[joshual@Xilinx.com](mailto:joshual@Xilinx.com)  
学术与创新生态



## 边缘计算带来IT、CT和OT的融合



### IT向OT注入数据灵活的业务应用

- MES、SCADA等工业软件系统
- 以大数据为基础的预测性分析和预防性维护
- 工业生产流程的数字化与信息化
- 基于机器学习、深度学习的人工智能在工业体系中的应用

### CT向OT注入可靠可管的网络服务

- 匹配有线及无线网络的多元化需求
- 低时延，高可靠、确定性的厂内外网络承载技术
- 云化架构和技术实现网络设备资源共享和多生态应用
- SDN实现网络灵活调度集中优化
- 网络切片实现网络资源的隔离和专享


CT和OT的融合，是信息、网络和自动化技术的有机结合，为智能化工业互联网奠定技术基础

HUAWEI TECHNOLOGIES

Huawei Confidential

HUAWEI

来源: 崔爱国@华为 “边缘计算: 对基础软件提出的新挑战” 第三届边缘计算技术研讨会, 杭州, 2019年5月



Compute Acceleration



Computational Storage



SmartNICs &  
Network Acceleration



Automotive



Wireless Infrastructure



Wired Communications



Audio, Video, &  
Broadcast



Aerospace & Defense



Industrial, Scientific & Medical



Test & Measurement,  
and Emulation



Consumer



# Three Big Trends

1

## Explosion of Data

- > 90% unstructured
- > Video & image content
- > Needs higher throughput & real-time computing

2


## Dawn of AI

- > Adoption across all industries
- > Injecting new intelligence into apps
- > From endpoints to edge to cloud


3

## Computing After Moore's law

- > Heterogeneous computing with accelerators
- > Breadth of apps require different architectures
- > Speed of innovation outpacing silicon cycles



# Diverse and Evolving Applications Needs



- > Top 50 hottest applications only ~60% of data centre compute cycles
  - >> No killer applications
- > Large number of diverse and evolving workloads → **Adaptable Acceleration**
  - >> Compute (Database, Analytics, AI, Video ...), Storage, Networking, Security, etc.
- > AI infusion into traditional workloads driving additional need for adaptable accel

Mountains of  
Unstructured Data

One Architecture  
Can't Do It Alone

This is the Era of  
Heterogeneous Compute



# Hennessy & Patterson: A New Golden Age for Computer Architecture

- > Hardware/Software Co-Design for High-Level and Domain-Specific Languages
- > Enhancing Security
- > Free and Open Architectures and Open-Source Implementations
- > Agile Chip Development

02:35 Time 41/42 Page

## Summary

- There is a data tsunami in science
- Machine learning offers promise to science problems, but high standards of interpretability
- Computing performance will always be needed in science (and elsewhere)
- It's a golden age for computer architectures
- A platinum age for programming systems research
- And at least a bronze age for algorithms



# 2017 Electronics Resurgence Initiative

- > ***Software Defined Hardware (SDH)***
- > ***Domain-specific System on Chip (DSSoC)***
- > ***Intelligent Design of Electronic Assets (IDEA)***
- > ***Posh Open Source Hardware (POSH)***
- > ***Three Dimensional Monolithic System-on-a-Chip (3DSoC)***
- > ***Foundations Required for Novel Compute (FRANC)***

注：互联网、半导体、个人计算机操作系统[UNIX](#)、激光器、[全球定位系统](#)（GPS）等都源于DARPA



# HotChip 30 Years



## Hot Chips: A Symposium on High Performance Chips

Conference Sponsor IEEE Technical Committee on Microprocessors and Microcomputers  
SIGARCH.



# Transformation Through Innovation

World's  
First FPGA



1980

First  
Virtex FPGA



1990

Virtex-2 Pro



2000

First 3D FPGA  
& HW/SW  
Programmable SoC



First  
MPSoC & RFSoC



2010

ACAP




2020

# Driving Adaptive Computing with Versal

## *The World's First Adaptive Compute Acceleration Platform*



Scalar Processing Engines




Adaptable Hardware Engines



Intelligent Engines  
SW Programmable, HW Adaptable



Breakout Integration of Advanced  
Protocol Engines



# Harnessing the Flexibility of Programmable Hardware with Design Tools

Increasing Productivity ↑



## State-of-the-Art Tools for Traditional Hardware Design

- Optimizes for performance, low power, and density
- Advanced flows in-system updates and remote debug



## 15X Productivity for Hardware Developers

- Graphical plug-and-play IP Integration
- High Level Synthesis in C, C++, and System C



## Enables Full Programmability for Software Developers

- CPU and GPU-like development environments
- Automated acceleration in programmable logic




# Enabling Innovation Open Source Pynq Framework




# Setting the Course for the Next 5 Years

## Goal: 5X Potential Users in 5 Years




# The Goal is Proliferation



Domain Experts,  
Software engineers



Emb. software  
Engineers



Hardware  
Engineers

Modern projects have many, more software engineers

How do we get them to use Xilinx devices?

How can we let them experience Xilinx advantages?

We must speak to them in their 'language'

They do not use CAD tools




*Is a framework for creating platforms that  
software engineers can use to experience  
the benefits of Xilinx silicon*


**PYNQ enables rapid development for FPGA designers and embedded s/w engineers also**




# Python Productivity for Zynq



Domain  
Experts



Embedded software  
Engineers



Hardware  
Engineers

Targeting the data center  
artificial intelligence,  
machine learning,  
data science

New users are not hardware designers,  
or embedded systems designers



*Enable more people to program Xilinx  
processing platforms, more productively*

# Productivity Languages & Hardware Overlays


Zynq / Zynq UltraScale+




**Small group of experts create APSoC overlays and C API/drivers**  
**Many more users build applications in C/Python**

# Python is increasingly the Language of Choice

Top Programming Languages,  
IEEE Spectrum, July'18



<https://spectrum.ieee.org/at-work/innovation/the-2018-top-programming-languages>



<https://stackoverflow.blog/2017/09/06/incredible-growth-python/>


Python is the fastest growing language: driven by data science, AI, ML and academia

# Jupyter Notebooks to JupyterLab IDE

2017 ACM  
Software System Award

Code editor

Terminal



Jupyter notebooks

Visualization

Jupyter ... Julia, Python, R

Default engine of data science

Taught to 1,000+ Berkeley  
students every semester

2+ million notebooks  
on GitHub

Next-gen browser IDE


Includes Jupyter Notebooks

# JupyterLab runs on Zynq and Zynq UltraScale+



The screenshot shows the JupyterLab interface running on a Zynq or Zynq UltraScale+ system. It includes:




- A code cell in the top-left showing Python 3 code for image processing and detection.
- A code cell in the middle-left showing more Python 3 code for detection and result visualization.
- A code cell in the bottom-left showing the resulting image with detected objects (bicycle, car, dog) highlighted.
- A file browser window titled "exceptions.py" showing the file structure of the system.
- A terminal window titled "root@pynq:/h/" displaying system logs and directory tree.
- A waveform viewer titled "fsm\_generator" showing state transitions and bit sequences.

Runs natively on ARM A9  
and ARM A53 processors



Performant on Zynq 32-bit ARM A9 at 650 MHz, 512MB DRAM, no GPU





} Apps

} APIs

} Drivers

} Bitstreams

PYNQ™

# PYNQ's Ubuntu-based Linux

PYNQ uses Ubuntu's:

- Root file system (RFS)
- Package manager (*apt-get*)
- Repositories

PYNQ bundles :

- Development tools
  - Cross-compilers
- Latest Python packages

Package  
Manager/  
Repository

Ubuntu/  
Debian  
Packages

Dev  
Tools

Python  
Packages

Ubuntu Root File System

Kernel, Bootloader

PYNQ's  
Ubuntu-based Linux

PYNQ uses the PetaLinux build flow and board support package:

- Access to all Xilinx kernel patches
- Works with any Xilinx supported board
- Configured with additional drivers for PS-PL interfaces

# Ubuntu-based Linux versus embedded Linux

Ubuntu-based Linux

## ➤ Optimized for developer productivity



- > All the Linux libraries and drivers you expect
- > Pre-built SD card image
- > Ubuntu/Debian ecosystem & community
  - >> 145,000,000 Google hits

3 orders of magnitude difference

Embedded Linux





## ➤ Optimized for deployment efficiency


- > Selective Linux libraries and drivers
- > Commonly delivered in flash memory on board
- > PetaLinux ecosystem:
  - >> 143,000 Google hits

# PYNQ provides Linux drivers for PS-PL i/fs ...


wrapped in Python libraries



# Loading a design into Zynq using PYNQ



```
from pynq import Overlay  
resizer = Overlay('~/resizer.bit')
```



PYNQ automatically configures many design parameters based on data parsed from hybrid library

# Software-style packaging & distribution of designs




The figure shows four GitHub repository pages for Xilinx designs:

- Xilinx / QNN-MO-PYNQ**: A notebook titled "dorefanet-imagenet-samples.ipynb" showing code for image classification and a Beagleboard photo.
- Xilinx / IIoT-SPYN**: A notebook titled "spyn.ipynb" showing code for AC motor control and a screenshot of a 3D plot.
- Xilinx / PYNQ-DL**: A notebook titled "resize.ipynb" showing code for image resizing and a block diagram of the hardware architecture.
- Xilinx / PYNQ-ComputerVision**: A notebook titled "filter2d\_and\_dilate.ipynb" showing code for OpenCV overlays and a screenshot of a video frame.

Download a design from GitHub with a single Python command:


```
pip install git+https://github.com/Xilinx/pynqDL.git
```

# Next steps: scaling across platforms and domains





Avnet  
Ultra96

# How Numpy interacts with Programmable Logic?



Array, Matrix

```
In [7]:  
import numpy as np  
import pynq  
  
def get_pynq_buffer(shape, dtype):  
    """ Simple function to call PYNQ's memory allocator with numpy attributes  
  
    """  
    return pynq.Xlink().cma_array(shape, dtype)
```




# BIG DATA tools for BIG DATA devices

BIG DATA device



BIG DATA IDE



JupyterLab



University of  
Strathclyde



RFSoC  
opportunities

MathWorks

Jupyterlab


- State-of-the-art BIG DATA analysis
- State-of-the-art BIG DATA interactive visualization
- Opportunities: ML and SDR
- Cognitive radio, etc

# RF\_QPSK Demo



# Edge-to-cloud co-design

Common JupyterLab tooling at edge and cloud




## Edge-to-cloud co-design trade-offs:

- Maximize on-chip processing
- Minimize edge-to-cloud data exchange
- Exploit scalability of cloud processing
- Aggregate intelligence between and across multiple edge nodes
- Co-optimize the above for best system performance

PYNQ enables ML experts and radio engineers to focus on their 'value-add'




# Connect other Python Libraries -




# AWS + Xilinx - SageMaker ML Framework target

## Xilinx @ Edge & Cloud



# How PYNQ is bridging hardware and software



赛灵思  
XILINX

© Copyright 2019 Xilinx

XILINX

# Efficient porting PYNQ to any Zynq-based platform

③

Target-specific PYNQ components

②

PYNQ Software Core  
(board independent)

①

PetaLinux build tools/BSP

} Board-specific porting  
Common interfaces available for re-use

} Pre-built images available  
Expected to take less than 1 day to port


} Available for any Xilinx-supported board;  
Instructions for building for custom boards available



# Actions



# Open source HLS book



*Parallel Programming for FPGAs* is an open-source book aimed at teaching hardware and software developers how to efficiently program FPGAs using high-level synthesis



公众号回复 pp4fpgas

# CECA@PKU FPGA Accelerator

PYNQ & HLS | 跟着北大CECA学FPGA加速器设计

Pooterko Xilinx学术合作 1 week ago

本文的目标是帮助对于深度学习硬件加速器设计感兴趣的朋友快速上手学习加速器设计。

## 准备

以下是阅读本文的基础，请做好下列基础准备后再上手加速器设计：

1.C语言设计：熟练掌握C语言语法。

2.计算机体系结构知识：参考书《计算机组成与设计》，不需要熟读全书，相关的基础概念有比较清晰的理解和认识，如流水线、数据并行等。

## 高层次综合

利用高层次综合工具，开发者只需要编写高级语言的代码完成程序功能编写的代码综合成相同功能的RTL级实现(基于Verilog或VHDL)。开发者通过一些pragma的方式来指示和调整高层次综合工具生成的硬件模块的架构。高层次综合工具进行FPGA硬件开发的过程，应该是利用软件语言的表达来编程。目前，高层次综合的代码都是基于C/C++/OpenCL的，所以对于很多朋友来说，利用高层次综合工具可以大幅度地降低学习难度，缩短开发速度。


## 3天入门实例

我们需要使用一个简单的实例来进行入门学习。既然目标是让大家掌握FPGA加速器设计，那么我们的实战示例就选择使用目前最火爆、最具完全流水化了：卷积神经网络(CNN)。

我们选取卷积神经网络前向计算中耗时最长的卷积操作作为我们来，需完成以下步骤：

1. 准备工作(1天)下载Xilinx Vivado HLS或Xilinx SDx工具链，利用软件工具的使用，包括：新建工程、配置工程参数、综合流程等。

2. 软件实现(1天)实现卷积层的软件版本(C语言版本)，并封装成一个函数，结合高层次综合工具的report和analyze工具分析理解所生成的卷积运算的流程如下图所示：



在HLS工具中重新综合，发现延迟降到了仅仅1782个时钟周期(具体数字可能略有差异)，相对于原始无优化版本的加速达到了141.06倍！HLS的综合报告里显示加速器调用也已经

——卷积神经网路(CNN)。

在HLS工具中重新综合，发现延迟降到了仅仅1782个时钟周期(具体数字可能略有差异)，相对于原始无优化版本的加速达到了141.06倍！HLS的综合报告里显示加速器调用也已经

——卷积神经网路(CNN)。

Loop Name	Latency		Iteration Latency	Initiation Interval		CECA系统结构组	Pipelined
	min	max		achieved	target		
- Kernel_Row_Row_Column	1782	1782	20	1	1	1764	yes


综上，我们就完成了一个高效的卷积运算加速器，而基本上利用HLS工具设计FPGA硬件加速器的入门也就完成了。总结来说，使用HLS设计FPGA加速器的一般化设计流程如下：

- 熟悉并理解目标算法，通过软件运行目标算法，分析性能瓶颈所在；
- 实现加速目标的软件版本，分析其中可以并行、流水化的部分，并构想可行的硬件架构；
- 通过代码重构，加pragma等方法在HLS工具中描述目标架构，此过程需注意保证改写的代码功能性上与原代码严格保持一致；
- 调整硬件参数配置，最大化利用硬件资源(计算资源如DSP、存储资源如BRAM)来最大化加速器的性能。

## 30天精通学习

在完成了上面的3天入门实例后，大家可以进一步学习和实践FPGA加速器的设计，这一部分我们推荐大家利用3到4周的时间对相关知识进行详细、系统的学习。高层次综合的相关

# Open source MPSOC book



The book covers the architecture of the device, the design tools and methods, conventional hardware/software co-design approach, and the newer software-defined methodology, as well as hardware and software development, multiprocessing, safety, security and platform management, system booting, PYNQ and machine learning applications



公众号回复 mpsocbook

# Curriculums All in One (Pynq-Z2)

## Digital Logic

Speech Recognition

Encryption


Dynamically  
Reconfigurable  
Systems

Networking

Digital Signal  
Processing

## Computer Architecture

On Chip  
Networks



## Embedded Systems

## Machine Learning




Image and Video  
Processing

FEC Coding

Hardware Software  
Co-Design

## CAD Tools

High Performance  
Computing

Configurable  
Computing

## Robotics

Ideal for Teaching and Research

# Adaptable. Intelligent.



赛灵思工业物联网研讨会  
XILINX IIoT SEMINAR

 XILINX®