Versal Portfolio Product Overview

Jason Vidmar System Architect, MILCOM / Satcom / Machine Learning Mar 14, 2019





Agenda


- Introducing Versal: The First ACAP
- > Heterogeneous Acceleration Engines
- > Key Architectural Blocks (Focus on Al Engines)
- > Product Portfolio






The Technology Conundrum .. And the Need for a New Compute Paradigm

Processing Architectures are Not Scaling



Source: John Hennessy and David Patterson, Computer Architecture: A Quantitative Approach, 6/e 20










New Device Category: Adaptive Compute Acceleration Platform

COMPUTE ACCELERATION



PLATFORM

Development Tools **HW/SW Libraries** Run-time Stack

SW Programmable Silicon Infrastructure

Enabling Data Scientists, SW Developers, HW Developers



ADAPTIVE

Milliseconds


Future-Proof for

New Algorithms

Breakthrough Performance for Cloud, Network, and Edge




Cloud Compute
Breakthrough Al Inference







Networking
Multi-terabit Throughput






5G WirelessCompute for Massive MIMO





Edge Compute
Al Inference at Low Power



>> 7

© Copyright 2018 Xilinx

Versal Architecture Overview



Scalar Engines

- Platform Control
- Edge Compute




Protocol Engines

- Integrated 600G cores
- 4X encrypted bandwidth



Programmable I/O

- Any interface or sensor
- Includes 3.2Gb/s MIPI



Intelligent Engines

- Al Compute
- Diverse DSP workloads



Network-on-Chip

- Guaranteed Bandwidth
- Enables SW Programmability

DDR Memory

- 3200-DDR4, 4266-LPDDR4
- 2X bandwidth/pin



Transceivers

- Broad range, 25G →112G
- 58G in mainstream devices




PCIe & CCIX

- 2X PCIe & DMA bandwidth
- Cache-coherent interface to accelerators




>> 9

Hardware Adaptable: Accelerating the Whole Application



Heterogeneous Acceleration from Data Center to the Edge






Adaptable Engines

Adaptable Hardware Engines

Programmable logic for fine-grained parallel processing, data aggregation, and sensor fusion

Programmable memory hierarchy to optimize compute efficiency

High bandwidth, low latency data movement between engines and I/O






Adaptable Engines: Greater Compute Density for Any Workload


Re-Architected Hardware Fabric

- > 4X density per logic block for more compute
- > Less external routing→ greater performance
- Code and IP compatible with 16nm devices



Tune for Power & Performance


- > Three operating voltages to choose from
- > Balance power/performance for target app
- > Equivalent to 3 speed grades in one device




Adaptable to any Workload

- > Bit-level precision (1 → 1,000) for any algorithm
- Improves ML efficiency (compression, pruning)
- Forward-compatible to lower precision neural networks, e.g., BNN

ML Inference and Optimizations (e.g., pruning)



For Any Workload, e.g., ...










Adaptable Memory Hierarchy The Right Memory for the Right Job

local data memory in AI engines





Intelligent Engines


Intelligent Engines for Diverse Compute

DSP Engines

High-precision floating point & low latency
Granular control for customized data paths

Al Engines

High throughput, low latency, and power efficient Ideal for AI inference and advanced signal processing






Intelligent Engines: Digital Signal Processing Capability

Al Engine 2D Array

Function	DSP48E2	DSP58
DSP Tile/Slice Type	DSP48E2	DSP58
Multiplier and MACC	27x18	27x24
32b/16b Single Precision Floating Point Multiply-Add	Soft	√
Complex 18b x Complex 18b	N/A	2 x DSP58
3 x Int8 Dot Product	N/A	√

VLIW and SIMD Architecture




FPGA Fabric DSP

LUT and Memory

DSP48E2 Slice

Hardened MULT & ADDERS $ACC = ACC + (A \times B)$


RTL Entry



DSP58

Additional features

RTL Entry





Capability

NoC for Ease of Use, Guaranteed Bandwidth, and Power Efficiency

High bandwidth terabit network-on-chip


- > Memory mapped access to all resources
- > Built-in arbitration between engines and memory

High Bandwidth, Low Latency, Low power

- > Guaranteed QoS
- > 8X power efficiency vs. FPGA implementations

Eases Kernel Placement

- > Easily swap kernels at NoC port boundaries
- > Simplifies connectivity between kernels





Introducing the "Integrated Shell"

'Shell': Pre-Built Core Infrastructure & System Connectivity


- > External host interface
- > Memory subsystem
- > Basic interfaces (e.g., JTAG, USB, GbE)


Key Architectural Elements of the Shell

- > Platform Management Controller (PMC)
- > Integrated host interfaces: PCIe & CCIX, DMA
- Scalable Memory Subsystem: DDR4 & LPRDDR4
- Network-on-Chip for connectivity and arbitration

Greater Performance, Device Utilization, and Productivity

- More of the platform available for application's workload(s)
- > Target application runs faster with less device congestion
- > Turn-key, pre-engineered timing closure no debug







Al Engines





Al Engines

Massive Al Inference Throughput and Wireless Compute

1.3GHz VLIW / SIMD vector processors

> Versatile core for ML and other advanced DSP workloads

Massive array of interconnected cores


> Instantiate multiple tiles (10s to 100s) for scalable compute

Terabytes/sec of interface bandwidth to other engines

- > Direct, massive throughput to adaptable HW engines
- > Implement core application with AI for "Whole App Acceleration"

SW programmable for any developer

- > C programmable, compile in minutes
- > Library-based design for ML framework developers






>> 26

Al Engine: Scalar Unit, Vector Unit, Load Units and

Memory

32-bit Scalar RISC Processor

Local, Shareable Memory
• 32KB Local, 128KB Addressable



Vector Processor 512-bit SIMD Datapath

Instruction Parallelism: VLIW

7+ operations / clock cycle

- 2 Vector Loads / 1 Mult / 1 Store
- 2 Scalar Ops / Stream Access

Highly Parallel

Data Parallelism: SIMD


Multiple vector lanes


- Vector Datapath
- 8 / 16 / 32-bit & SPFP operands

Up to 128 MACs / Clock Cycle per Core (INT 8)



Multi-Precision Support










Data Movement Architecture


Memory Communication (neighbor)









Streaming Communication (non-neighbor)











Al Engine Integration with Versal™ ACAP



- > TB/s of Interface Bandwidth
 - >> Al Engine to Programmable Logic
 - >> Al Engine to NOC
- > Leveraging NOC connectivity
 - >> PS manages Config / Debug / Trace
 - >> Al Engine to DRAM (no PL req'd)





Al Engine Delivers High Compute Efficiency

> Adaptable, non-blocking interconnect

- >> Flexible data movement architecture
- >> Avoids interconnect "bottlenecks"

> Adaptable memory hierarchy


- >> Local, distributed, shareable = extreme bandwidth
- >> No cache misses or data replication
- >> Extend to PL memory (BRAM, URAM)

> Transfer data while Al Engine Computes




Overlap Compute and Communication

Vector Processor Efficiency





Al Inference on Versal™ ACAP




^{*}Figure credit: https://en.wikipedia.org/wiki/Convolutional_neural_network




Al Inference Mapping on Versal™ ACAP

A = Activations W = Weights





$$\begin{bmatrix} A_{00} & A_{01} \\ A_{10} & A_{11} \end{bmatrix} \times \begin{bmatrix} W_{00} & W_{01} \\ W_{10} & W_{11} \end{bmatrix} = \begin{bmatrix} A_{00} \times \mathbf{W_{00}} + A_{01} \times W_{10} & \dots \\ A_{10} \times \mathbf{W_{00}} + A_{11} \times W_{10} & \dots \end{bmatrix}$$



- > Custom memory hierarchy
 - > Buffer on-chip vs off-chip; Reduce latency and power
- Stream Multi-cast on AI interconnect
 - > Weights and Activations
 - > Read once: reduce memory bandwidth
- > Al-optimized vector instructions (128 INT8 mults/cycle) **EXILINX**.

Frameworks for Any Developer






Domain Specific

Target Domain Specific Architectures – No HW Design Experience Required



Unified Tool Chain for Device Programming









Al Core Series



Al Edge Series Prime Series

Versal Roadmap







Premium 112G Serdes 600G Cores





Al RF Al w/ Integrated RF



HBM Memory Integration

2H 2019 2020 2021



Getting Started




Visit www.xilinx.com/versal


- > Watch ACAP Intro video
- > Subscribe to mailing list for the latest news



View documentation and resources

- > Data Sheet Overview
- > Product Tables
- > Versal Architecture and AI Engine White Papers







Key Take-Aways

Versal: The First ACAP

- > Heterogeneous Acceleration
- > For Any Application
- > For Any Developer

Announcing Two Device Series

- Versal Prime Series for Broad Application
- Versal Al Core Series for Highest Al Throughput

Availability

- > Early Access Program for SW and tools
- > Devices Available 2H 2019





Building the Adaptable, Intelligent World

Thank you!

Contact Info: jasonv@xilinx.com



Appendix





Versal[™] Speed Grade Performance vs. Power

