

The Future of Machine Learning Acceleration

Jeff Fifield
Xilinx Labs
Nov 2018

Slides from Michaela Blott, Hot Chips 2018 Tutorial, “Overview of Deep Learning and Computer Architectures for Accelerating DNNs”




- > **Neural Networks**
- > **Computation & Memory Requirements**
- > **Algorithmic Optimization Techniques**
- > **Hardware Architectures**

Neural Networks

 XILINX.

>> 3


A.I. – Machine Learning - Neural Networks



Convolutional Neural Networks (CNNs)

Why are they so popular?

- > Requires little or no domain expertise
- > NNs are a “universal approximation function”
- > If you make it big enough and train it enough
 - >> Can outperform humans on specific tasks




- > Will increasingly replace other algorithms
 - >> unless for example simple rules can describe the problem
- > Solve problems previously unsolved by computers
- > And solve completely unsolved problems

>> 5

Increasing Range of Applications



Image Classification



Object Detection



Semantic Segmentation

Computer Vision
CNNs



Speaker
Diarization



Speech
Recognition

Speech Recognition
RNNs, LSTMs



Translation



Sentiment Analysis

Natural Language Processing
Sequence to sequence



Recommender



GamePlay

Many more emerging...

Others


Popular Neural Networks

ResNet50, VGG,
AlexNet, InceptionV3



Image Classification

Faster R-CNN,
Yolo9000, YoloV2



Object Detection

Mask-R-CNN,
SSD




Semantic Segmentation

Computer Vision
CNNs



Speaker
Diarization



Speech
Recognition

DeepSpeech2

Speech Recognition
RNNs, LSTMs

Seq2Seq,
Transformer

Translation

Seq-CNN

Sentiment Analysis

Natural Language Processing
Sequence to sequence

NCF



Recommender

MiniGo,
DeepQ, A3C



GamePlay


Others

>> 7

Adopted from MLPerf, Fathom, TDP

Convolutional Neural Networks (CNNs) *from a computational point of view*


- > CNNs are usually feed forward* computational graphs constructed from one or more layers
 - >> Up to 1000s of layers
- > Each layer consists of neurons n_i which are interconnected with synapses, associated with weights w_{ij}
- > Each neuron computes:
 - >> Typically linear transform (dot-product of receptive field)
 - >> Followed by a non-linear “activation” function



>> 8

* With exception of RNNs


From Training to Inference



Training

Process for a machine to *learn* by optimizing models (weights) from labeled data.

Typically computed in the cloud



Inference


Using trained models to predict or estimate outcomes from new inputs.

Deployment at the edge

>> 9

Example: ResNet50

Forward Pass (Inference)



For ResNet50:

70 Layers


7.7 Billion operations

25.5 MBytes of weight storage*

10.1 MBytes for activations*

**Assuming int8*


NNs in More Detail



Activation & Batch Normalization

Activation Functions

- > **Implements the concept of “Firing”**
 - >> Non-linear so we can approximate more complex functions
- > **Most popular for CNN: rectified linear unit (ReLU)****
 - >> Popular as it propagates gradients better than bounded and easy to compute
 - >> However, recent work says as long as you have the proper initialization, it'll be fine even with bounded act. function*
- > **Other common ones include: tanh, leaky ReLU, sigmoid, threshold functions for quantized neural networks**
- > **Implementation:**
 - >> Support for special functions as well as some level of flexibility




>> 12

*Xiao, L., Bahri, Y., Sohl-Dickstein, J., Schoenholz, S.S. and Pennington "Dynamical Isometry and a Mean Field Theory of CNNs: How to Train 10,000-Layer Vanilla Convolutional Neural Networks." arXiv preprint arXiv:1806.05393 (2018).

**Nair, V. and Hinton, G.E., 2010. Rectified linear units improve restricted boltzmann machines. In Proceedings of the 27th international conference on machine learning (ICML-10) (pp. 807-814).

Batch Normalization

- > Normalizes the statistics of activation values across layers
- > Significantly reduces the training time of networks, can improve accuracy and makes it less sensitive to initialization
- > Compute:
 - >> Lightweight at inference
 - >> Heavy duty during training
 - Subtract mean, divide by standard deviation to achieve zero-centered distribution with unit variance




https://en.wikipedia.org/wiki/Normal_distribution

Fully Connected Layers

(aka inner product or dense layers)

- > Each input activation is connected to every output activation
 - >> Receptive field encompasses the full input
- > Can be written as a matrix-vector product with an element-wise non-linearity applied afterwards.
- > Implementation Challenges
 - >> Connectivity
 - >> High weight memory requirement: $\#IN * \#OUT * BITS$
 - >> Low arithmetic intensity assuming weights off-chip

$$2 * \#IN * \#OUT / \#IN * \#OUT * BITS/8$$




>> 14

IN: number of input channels
OUT: number of output channels
BITS: bit precision in data types

Convolutional Layers

Example 2D Convolution

- > Convolutions capture some kind of locality, spatial or temporal, that we know exists in the domain
- > Receptive field of each neuron reduced
 - >> Applying convolution to all images in the previous layer
- > Weights represent the filters used for convolutions




Input channel 0

$$n00 = Act(w00*i00 + w01*i01 + w10*i10 + w11*i11 + w00*i00 + w01*i01 + w10*i10 + w11*i11 + w00*i00 + w01*i01 + w10*i10 + w11*i11)$$

2D Convolutional Layers



- > Slide the window till one feature map is complete
 - >> With a given stride size



>> 16

2D Convolutional Layers

> Compute next channel




>> 17

Convolutions

Challenges

> Channel connectivity issue

- >> Every input channel information broadcasts to every output channel



100s to 1000 channels

> Huge amounts of compute

- >> Dense convolutions account for the majority of the compute

MODEL	CONV [GOPS]	FC [GOPS]
ResNet50	7.712	0.004
AlexNet	1.332	0.044
VGG16	30.693	0.247

> Novel (Non-Dense) Convolutions

- >> Less spatial convolutions (1x1) (SqueezeNet's FireModules)
- >> Connectivity reduction between in and out channels (Shuffle, Shift layers)


=> Optimizations

>> 18

Convolutions

Challenges


- > Parallelization of compute across layers reduces memory bandwidth required for buffering activations in between layers
- > Pyramid-shaped data dependency between activations across layers



Pooling Layer

- > Down-samplers of images
- > Reduces compute in subsequent layers
- > May use MAX or AVERAGE
- > Compute:
 - >> Low amount of compute
 - >> Potentially replaceable with larger strides in previous convolution


Max pool with 2x2 filters and stride of 2:



$$n00 = \text{Max}(i00, i01, i10, i11)$$

Recurrent Layer Types

- > **Contain state for processing sequences**
 - >> For example needed in speech or optical character recognition
 - >> “Apocal???”
- > **Uni-directional or bi-directional**
 - >> “I ????? You”
- > **More sophisticated types to address the vanishing gradients problem for learning more than 5-10 timesteps**
 - >> GRU (gated recurrent unit)
 - >> LSTM (long short term memory)



Recurrent Layers


Challenges in Additional Data Dependencies

> Input sequence

- >> Unlike batch, additional data dependencies between inputs of the same sequence and state

> Bi-directional NNs

- >> Full sequence needs to be completed before the next layer



>> 22

Meta-Layers

> Residual layers (ResNets *)

- >> Introduced to make larger networks more trainable
- >> Better gradient propagation through skip connections during training
- >> Plus 1x1 convolutions to reduce dimensionality and save compute

Elementwise addition

> Inception layers (GoogleNet**)

- >> Huge variation in spatial features => combining different size convolutions in one layer
- >> Plus 1x1 convolutions to reduce dimensionality and save compute
- >> Later on additional factorization to reduce compute
 - 3x3 = 1x3 and 3x1


> Many more...

> Implementation: support for non-linear topologies!

>> 23

*He, K., Zhang, X., Ren, S. and Sun, J. "Deep residual learning for image recognition." CVPR' 2016.

** Szegedy, C., Vanhoucke, V., Ioffe, S., Shlens, J. and Wojna, Z. "Rethinking the inception architecture for computer vision." CVPR' 2016.



Computation & Memory Requirements

 XILINX.

>> 24

Compute and Memory Requirements

Architecture Neutral, Per Layer


Memory Requirements:

$$A_{total} = \sum A_i$$

$$W_{total} = \sum W_i$$

Compute Requirements:

$$O_{total} = \sum O_i$$




IN, IN_CH: number of inputs and input channels
OUT, OUT_CH: number of outputs and output channels
F_DIM, FM_DIM: filter and feature map dimensions (assumed square)
BATCH: batch size
BITS: bit precision in data types
GATES: number of gates in RNNs:
STATES: worst case
SEQ: sequence length
HID: hidden size (state + output from each state)
DIRS: 1 for unidirectional and 2 for bidirectional RNN

>> 25

Rooflines*

log axes



>> 27



*Williams, S., Waterman, A. and Patterson, D., 2009.
 Roofline: an insightful visual performance model for multicore architectures. *Communications of the ACM*

Arithmetic Intensity

Across a Spectrum of Neural Networks

* batch = 1
 ** with respect to weights assuming weights are off-chip

- > Memory requirement for weights, activations are beyond typically available on-chip memory
- > This yields low arithmetic intensity
 - >> For example for inference, assuming weights off-chip and naïve implementation, majority of networks is below 6OPS:Byte




Jouppi, N.P., Young, C., Patil, N., Patterson, D., Agrawal, G., Bajwa, R., Bates, S., Bhatia, S., Boden, N., Borchers, A. and Boyle, R., 2017, June. In-datascenter performance analysis of a tensor processing unit. ISCA'2017

In Summary: CNNs are associated with...


- > **Significant amounts of memory and computation**
- > **Huge variation between topologies and within them**
- > **Fast changing algorithms**
- > **Special functions, non-linear topologies**
- > **However, incredibly parallel!**
 - >> For convolutions: filter dimensions, feature map dimensions, input & output channels, batches, layers, and even precisions (discussed later)

>> 29



Adopted from Ce Zhang, ETH Zurich, Systems Group Retreat

Architectural Challenges/ Pain Points




Requires algorithmic & architectural innovation

Algorithmic Optimization Techniques




Optimization Techniques



*Chen, Y.H., Krishna, T., Emer, J.S. and Sze, V., 2017. Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks. *IEEE Journal of Solid-State Circuits*, 52(1), pp.127-13

Example: Reducing Bit-Precision

- > **Linear reduction in memory footprint**
 - >> Reduces weight fetching memory bandwidth
 - >> NN model may even stay on-chip
- > **Reducing precision shrinks inherent arithmetic cost in both ASICs and FPGAs**
 - >> Instantiate **100x** more compute within the same fabric and thereby scale performance




$C = \text{size of accumulator} * \text{size of weight} * \text{size of activation}$
(to appear in ACM TRETSE on DL, FINN-R)

Precision	Modelsize [MB] (ResNet50)
1b	3.2
8b	25.5
32b	102.5

Reducing Precision provides Performance Scalability

Example: ResNet50, ResNet152 and TinyYolo




Theoretical Peak Performance for a VU13P with different Precision Operations
 Assumptions: Application can fill device to 90% (fully parallelizable) 710MHz

RP scales compute performance

RP reduces model size=> to stay on-chip


Reducing Precision Inherently Saves Power

FPGA:




Target Device ZU7EV • Ambient temperature: 25 °C • 12.5% of toggle rate • 0.5 of Static Probability • Power reported for PL accelerated block only

ASIC:



Source: Bill Dally (Stanford), Cadence Embedded Neural Network Summit, February 1, 2017


RPNNs: Closing the Accuracy Gap



>> 36

Latest numbers: Dongqing Zhang*, Jiaolong Yang*, Dongqiangzi Ye*, and Gang Hua
"LQ-Nets: Learned Quantization for Highly Accurate and Compact Deep Neural Networks"

Design Space Trade-Offs




Hardware Architectures and their Specialization Towards CNN Workloads

*Exciting Times in Computer
Architecture Research!*



Spectrum of New Architectures for Deep Learning




*Shafiee, A., Nag, A., Muralimanohar, N., Balasubramonian, R., Strachan, J.P., Hu, M., Williams, R.S. and Srikumar, V., 2016. ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars. *ACM SIGARCH*

Chi, P., Li, S., Xu, C., Zhang, T., Zhao, J., Liu, Y., Wang, Y. and Xie, Y., 2016, June. Prime: A novel processing-in-memory architecture for neural network computation in reram-based main memory. *In ACM SIGARCH*

Chen, Y., Luo, T., Liu, S., Zhang, S., He, L., Wang, J., Li, L., Chen, T., Xu, Z., Sun, N. and Temam, O., 2014, December. Dadiannao: A machine-learning supercomputer. *In Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture (pp. 609-622)*. IEEE Computer Society.

Architectural Choices – Macro-Architecture






*Chung, E., Fowers, J., Ovtcharov, K., Papamichael, M., Caulfield, A., Massengill, T., Liu, M., Lo, D., Alkalay, S., Haselman, M. and Abeydeera, M. *Serving DNNs in Real Time at Datacenter Scale with Project Brainwave*. IEEE Micro, 38(2)

<https://www.microsoft.com/en-us/research/uploads/prod/2018/06/ISCA18-Brainwave-CameraReady.pdf>



**Umuroglu, Yaman, Umuroglu, Y., Fraser, N.J., Gambardella, G., Blott, M., Leong, P., Jahre, M. and Vissers, K. "FINN: A framework for fast, scalable binarized neural network inference." ISFPGA'2017

Synchronous Dataflow (SDF) vs Matrix of Processing Elements (MPE)




MAC, Vector Processor

>> End points are pure layer-by-layer compute and feed-forward dataflow architecture



>> 41 Lin, X., Yin, S., Tu, F., Liu, L., Li, X. and Wei, S. LCP: a layer clusters paralleling mapping method for accelerating inception and residual networks on FPGA. DAC'2016
 Alwani, M., Chen, H., Ferdman, M. and Milder, P. Fused-layer CNN accelerators. MICRO 2016.


Synchronous Dataflow (SDF) vs Matrix of Processing Elements (MPE)



- Requires less activation buffering
- Higher compute and memory efficiency due to custom-tailored hardware design
- Less flexibility
- Less latency (reduced buffering)
- No control flow (static schedule)

- Requires less on-chip weight memory, but more activation buffers
- Efficiency of memory for weights and activations depends on how well balanced the topology is
- Flexible hardware, which can scale to arbitrary large networks
- Compute efficiency is a scheduling problem
=> generating sophisticated scheduling algorithms

Architectural Choices – Micro-Architecture



Judd, P., Albericio, J., Hetherington, T., Aamodt, T.M. and Moshovos, A., 2016, October. Stripes: Bit-serial deep neural network computing. MICRO'2016


Moons, B., Bankman, D., Yang, L., Murmann, B. and Verhelst, M. BinarEye: An always-on energy-accuracy-scalable binary CNN processor with all memory on chip in 28nm CMOS, ICC'2018

>> 43 Lin, X., Yin, S., Tu, F., Liu, L., Li, X. and Wei, S. LCP: a layer clusters paralleling mapping method for accelerating inception and residual networks on FPGA. DAC'2016

Micro-Architecture:

Customized Arithmetic for Specific Numerical Representations

- > **Customizing arithmetic compute allows to maximize performance at minimal accuracy loss**
 - >> Flexpoint, Microsoft Floating Point formats, Binary & Ternary, Bfloat16
- > **Which do we support?**
 - >> Perhaps too risky to support numerous, and too risky to fix on one?
- > **What's more, non-uniform arithmetic can yield more efficient hardware implementations for a fixed accuracy***
 - >> Run-time programmable precision: Bit-Serial



	DEC	INC	CONCAVE	CONVEX
Top-1 [%]	53.79	50.35	54.45	54.33
Top-5 [%]	77.59	74.89	76.43	78.20

Table 2. Accuracy comparison of our approach under different styles of layer-wise quantization.

Summary



>> 45

Summary

- > **CNNs are increasingly being adopted for new workloads and key to the current industrial revolution and perhaps the next**
- > **Associated with significant challenges**
- > **Requires algorithmic and architectural innovation (co-designed)**
- > **Emerging: Huge spectrum of algorithms and increasingly diverse & heterogenous hardware architectures**
- > **Clear metrics for comparison needed**
 - >> Hardware performance always tying back to application performance (accuracy) to allow for algorithmic optimizations
 - >> Ideally in form of pareto curves: Accuracy - performance (TOPS/sec) - response time (1 input) - power consumption

Exciting Times for our Community:

Many New Architectures Evolving - Programmable and Hardened

