## Versal Portfolio Product Overview

Trevor Bauer VP, Silicon Architecture Nov 29, 2018

**E** XILINX.


## Agenda

- Introducing Versal: The First ACAP
- > Heterogeneous Acceleration Engines
- > Key Architectural Blocks
- > Product Portfolio




## The Technology Conundrum .. And the Need for a New Compute Paradigm


Processing Architectures are Not Scaling



Source: John Hennessy and David Patterson, Computer Architecture: A Quantitative Approach, 6/e 2018



### New Device Category: Adaptive Compute Acceleration Platform




### **Breakthrough Performance for Cloud, Network, and Edge**





Networking

Cloud Compute Breakthrough AI Inference




Single-Chip Encrypted Traffic (Gb/s)

Multi-terabit Throughput




5G Wireless Compute for Massive MIMO






Edge Compute Al Inference at Low Power



## **Versal Architecture Overview**



**S** XILINX.


## **Adaptable Engines**

### Adaptable Hardware Engines

Programmable logic for fine-grained parallel processing, data aggregation, and sensor fusion

Programmable memory hierarchy to optimize compute efficiency

High bandwidth, low latency data movement between engines and I/O




>> 7

## **Greater Compute Density for Any Workload**

### **Re-Architected Hardware Fabric**

- > 4X density per logic block for more compute
- > Less external routing  $\rightarrow$  greater performance
- > Code and IP compatible with 16nm devices




### Tune for Power & Performance

- > Three operating voltages to choose from
- > Balance power/performance for target app
- > Equivalent to 3 speed grades in one device

#### Adaptable to any Workload

- > Bit-level precision  $(1 \rightarrow 1,000)$  for any algorithm
- > Improves ML efficiency (compression, pruning)
- Forward-compatible to lower precision neural networks, e.g., BNN



(e.g., pruning)

**ML** Inference and Optimizations





>> 8

**E** XILINX.


## 4<sup>th</sup> Generation Stacked Silicon Interconnect Versal 3D IC Devices

### Enhanced Super Long-Line (SLL) inter-die connectivity


- > In 16nm, only 2 columns of registers per clock region in 16nm
- > In Versal Premium: dedicated SLL circuitry for *every* logic block
- > For both inter-die and intra-die bandwidth

### NoC maximizes 3D IC bandwidth device-wide

- > Reduces P&R times
- > Simplified floor planning
- > Saves fabric resources
- > High bandwidth across boundaries



### Adaptable Memory Hierarchy The Right Memory for the Right Job



>> 10

© Copyright 2018 Xilinx

**E**XILINX.

local data memory in Al engines

## **Intelligent Engines**


### Intelligent Engines for Diverse Compute

### **DSP** Engines

High-precision floating point & low latency Granular control for customized data paths

### AI Engines

High throughput, low latency, and power efficient Ideal for AI inference and advanced signal processing



**E** XILINX.

## **DSP Engines** Versatility and Granular Control of Data Path

#### Enhanced Compute architecture


> Greater than 1GHz of performance

### Versatility for Wireless, ML, HPC, and more

- > Integrated FP32, FP16 floating point, INT24 (HPC)
- Integrated complex 18x18 operation (wireless, cable access)
- > Double the performance in INT8 operation (AI inference)

### Code Portability for UltraScale+ 16nm designs

- > Support for legacy IP and LogiCore libraries
- > Compatibility with SysGen, Model Composer, HLS tools



## **Intelligent Engines**

Massive AI Inference Throughput and Wireless Compute

### 1.3GHz VLIW / SIMD vector processors

> Versatile core for ML and other advanced DSP workloads

### Massive array of interconnected cores


> Instantiate multiple tiles (10s to 100s) for scalable compute

### Terabytes/sec of interface bandwidth to other engines

- > Direct, massive throughput to adaptable HW engines
- > Implement core application with AI for "Whole App Acceleration"

### SW programmable for any developer

- > C programmable, compile in minutes
- > Library-based design for ML framework developers



© Copyright 2018 Xilinx

**E** XILINX.

## NoC for Ease of Use, Guaranteed Bandwidth, and Power Efficiency

### High bandwidth terabit network-on-chip


- > Memory mapped access to all resources
- > Built-in arbitration between engines and memory

### High Bandwidth, Low Latency, Low power

- > Guaranteed QoS
- > 8X power efficiency vs. FPGA implementations

### **Eases Kernel Placement**

- > Easily swap kernels at NoC port boundaries
- > Simplifies connectivity between kernels




## The Arm Subsystem


### **Dual-Core ARM Cortex-A72 Application Processors**

- > Up to 1.7GHz for 2X single-threaded performance<sup>1</sup>
- > Cost and power optimized (half the power)
- > Code compatibility (ARMv8-A architecture)
- > Enables SW developers to start from a familiar place

### Dual-Core ARM Cortex-R5 Real Processors

- > Up to 750MHz for 1.4X greater performance<sup>1</sup>
- > Low latency and deterministic
- > Flexible operation modes: Split-Mode and Lock-Step
- > Highest levels of functional safety (ASIL and SIL)





1: DMIPS vs. Zynq UltraScale+ MPSoCs

>> 15

© Copyright 2018 Xilinx

### **E** XILINX.

## Introducing the "Integrated Shell"

### 'Shell': Pre-Built Core Infrastructure & System Connectivity


- > External host interface
- > Memory subsystem
- > Basic interfaces (e.g., JTAG, USB, GbE)

### Key Architectural Elements of the Shell

- > Platform Management Controller (PMC)
- > Integrated host interfaces: PCIe & CCIX, DMA
- > Scalable Memory Subsystem: DDR4 & LPRDDR4
- > Network-on-Chip for connectivity and arbitration

### Greater Performance, Device Utilization, and Productivity

- > More of the platform available for application's workload(s)
- > Target application runs faster with less device congestion
- > Turn-key, pre-engineered timing closure no debug



## **Transceivers: Robust and Scalable Connectivity**

32G NRZ Transceivers	Optimized for latency and power	
58G PAM4 Transceivers	Tuned for the latest copper cable, backplane & optical interfaces	
112G PAM4 Transceivers	Industry-leading performance for copper cable, backplane, optical	
COPPER CABLE	OPTICS	BACKPLANE
E LING AL		


>> 17


© Copyright 2018 Xilinx

**E** XILINX.

## **Programmable I/O for Any Sensor, Interface, or Memory**

- > Different IO types provide a wide range of speeds and voltages
- > Configure the same I/O for either memory or sensor interfaces per application requirements





## Announcing the First Two Series of the Versal Portfolio


### Al Core Series Breakthrough Al Inference Throughput

- > Portfolio's highest compute and low latency inference
- > Optimized for cloud, networking, & autonomous applications
- > For highest range of AI and workload acceleration


### Prime Series

### **Broad Applicability Across Multiple Markets**

- > Mid-range series in the Versal portfolio
- > Optimized for connectivity
- > For in-line acceleration and diverse workloads



**Versal Roadmap** 



## **Getting Started**



### Visit www.xilinx.com/versal

- > Watch ACAP Intro video
- > Subscribe to mailing list for the latest news



### View documentation and resources

- > Data Sheet Overview
- > Product Tables
- > Versal Architecture and AI Engine White Papers

VERSAL. Industry's First ACAP Adapative Compute Acceleration Platform Acceleration Any Application Any Developer Portfolio Resources E XILINX E XILINX E XILINX Xilinx Al En Their Ann Intro White Paper AI Engine White Paper Overview ± \* ÷



## **Key Take-Aways**

## Versal: The First ACAP > Heterogeneous Acceleration

- > For Any Application
- > For Any Developer
- Announcing Two Device Series
- > Versal Prime Series for Broad Application
- > Versal AI Core Series for Highest AI Throughput

### Availability

- > Early Access Program for SW and tools
- > Devices Available 2H 2019



# Adaptable.

