


# 超越CPU及GPU性能的Vitis加 速应用C++内核开发实例


李昀 软件与 AI 加速技术市场部 July 2021






### **Unified Software Platform**

Software & Al Adaptive Computing Edge to Cloud




## Vitis: Unified Software Platform



**E** XILINX.

## Vitis: Unified Software Platform






### **Developing Accelerators**

Accelerators placed into the FPGA as "kernels"

- Kernels can be developed using different methods
  - High-level synthesis with C, C++, and OpenCL
  - Model Composer, MATLAB, and Simulink
  - RTL
- Vitis links the kernels into reconfigurable binaries
- Emulation support
  - System-level verification and quick debug






## **C++ Kernel Build**

Application Program

#### **Application Build Process**

- $\checkmark$  v++ compiles host code with APIs
- ✓ v++ compiles kernels into .xo
- $\checkmark$  V++ links kernels to the platform
- ✓ Final .xclbin binary loads into the device









# **Compiler Directives**



## Vitis HLS: A Parallel Hardware Compiler












Reading new inputs before a loop finishes processing current input...

- Tied to the concept of "initiation interval" or II
  - e.g., an initiation interval of 1 means a loop processes an input at every clock cycle
- The tool automatically pipelines the most inner loops
- C functions might be pipelined too but could unroll all loops in function body hence leading to a prohibitive amount of resource used





```
read_a:
    for (int x = 0; x < N; ++x) {
        #pragma HLS PIPELINE II=1
        result[x] = a[i * N + x];
    }</pre>
```

https://github.com/Xilinx/Vitis\_Accel\_Examples/





### Single-Instruction-Multiple-Data and Vectors for parallelism

- Unrolling a loop to call a sub-function multiple times
- Vectors leverage the GCC \_\_attribute\_\_ (vector\_size())





### Single-Instruction-Multiple-Data and Vectors for parallelism

```
int vSize) {
```

```
mem_rd:
```

```
for (int i = 0; i < vSize; i++) {
#pragma HLS LOOP_TRIPCOUNT min = c_size max = c_size
    inStream << in[i];
}</pre>
```

https://github.com/Xilinx/Vitis\_Accel\_Examples/





Separating sub-functions as individual processes and creating expanded memory channels...

- Significantly reduces latency and hardware resources for tasks that are otherwise serial
- Duplicated memory channels ensure efficient processing
  - Channels can be FIFO too...




# Dataflow

Separating sub-functions as individual processes and creating expanded memory channels...

```
#pragma HLS dataflow
load → read_input(in, inStream, size);
compute → compute_add(inStream, outStream, inc, size);
store → write_result(out, outStream, size);
```

https://github.com/Xilinx/Vitis\_Accel\_Examples/










# **Ports and Interfaces**




### **C++ Kernel Interfaces in Vitis**

C types for top function ports



## **C++ Kernel Interfaces in Vitis**


### C++ datatypes and default hardware implementation...



> The INTERFACE pragma specifies the physical connection for C++ function arguments...




## **Interface Optimization for Pointers**






### Interface Optimization for Pointers (continued)






### Interface Optimization for m\_axi (continued)

Step 3: Provide a hint to the compiler to align data on 512-bit boundaries...





### Interface Optimization for m\_axi (continued)




Name		Ор Туре	Control	Impl	Latency	Metrics	RTL Module	Core Id	Core Name
- CVI	▼ CVITIS_LOOP_26_1								
	add_ln26	add	auto	fabric	0	bitwidth=64	add_ln26_fu_571_p2	1	Adder
	add_ln28	add	auto	fabric	0	bitwidth=32	add_ln28_fu_885_p2	1	Adder
	add_ln28_1	add	auto	fabric	0	bitwidth=32	add_ln28_1_fu_889_p2	1	Adder
	add_ln28_2	add	auto	fabric	0	bitwidth=32	add_ln28_2_fu_893_p2	1	Adder
	add_ln28_3	add	auto	fabric	0	bitwidth=32	add_ln28_3_fu_897_p2	1	Adder
	add_ln28_4	add	auto	fabric	0	bitwidth=32	add_ln28_4_fu_901_p2	1	Adder

Bind report

a	🖸 example.cpp	🛐 Synthe	sis Su	= Sched	lule Vie 🗙	
	VITIS_LOOF	9_26_1 ▼	adder		<b>† +</b>	Q, Q, ↔
	Operation\C trunc_l add_ln:	71	16 paraltei "threads"	<sup>™</sup>		
	or_ln2f gmem_	4 Warnings	s 🗽 Guida	ice		
					📑 🗄 🍸	<b>16</b>
	Property			/alue		
	Bit Width		3			
	Control Core Name			uto ddor		
				dder		
	Impl		ta	abric		

Scheduler view (filtering on "adder")


### Interface Optimization for m\_axi (continued)



æ	尾 example.cpp	🗐 Synth	esis Su	Sched	ule Vie 🗙		
2	VITIS_LOOF	°_26_1	adder		t +	Q Q 0	
6 <b>1</b> 1	Operation/C uunt trunc_l add_ln:	71	72	73	74		
	or_ln2f gmem_						
	Properties ×	🙆 Warning	s 🕆 Guida				
					🖻 🗉 🍸	<b>I</b>	
	Property		1	Value			
	Bit Width			32			
	Control			auto			
	Core Name			Adder			
	Impl		f	fabric			

Scheduler view (filtering on "adder")

#### **E** XILINX




## Interface Optimization for m\_axi with Vector Types

### With vector data types...

- Simpler coding style
- Explicit widening
- Relies on vector types





- Preserves function signature
- Needs "unroll" pragma
- Relies on the "widen" option





# **Traveler Salesman Problem**



# **Travelling Salesman Problem (TSP)**

28

*Given a list of cities and the distances between each pair of cities, what is the shortest possible route that visits each city exactly once and returns to the origin city?* 




- The algorithm increases superpolynomially with the number of cities
- The most direct solution is to try all permutations to see which one is cheapest
  - Runtime for this approach lies within a polynomial factor of O (n!)



## **TSP – Benchmarks**

- Conference data (Cppcon 2019)
  - Faster Code Through Parallelism on CPUs and GPUs
  - URL: <u>https://www.youtube.com/watch?v=cbbKEAWf1ow</u> : TSP algorithm for 13 cities





## **TSP – Benchmarks**

### Conference data (Cppcon 2019)

Coding Style	Notes	Speedup (reference: 22min40s)
Sequential code reference	custom compiler PGI (22min40s) GCC 6.2 (27min41s)	1x 0.82x
C++ threads (machine with 40 physical cores)	with PGI with GCC	43.7x 30.6x
OpenMP (with pragma)	same as sequential code and GCC	32.1x
OpenACC (manual reduction)	manual reduction: X30.5 GPU (1.25 seconds)	30.5x 1073x
CUDA	GPU (1.1 seconds)	1248x
Kokkos	OpenMP backend Cuda backend Cuda backend + patch (compute intensive)	33.4x 384x 1241x
C++17	CPU target GPU target (1 second)	33.7x 1355x
C++ HLS	sequential with PIPELINE	(next slides)




### **Overall Approach – FPGA Implementation**

### The distances are sent from the host

- Loaded in global memory and accessed in the kernel via the m\_axi adapter

- Critical for acceleration...
  - Implement an efficient permutation algorithm
  - Run lookups with on-chip memories





### **Efficient Permutation – Factoradics!**

auto compute(const unsigned long int i\_, const uint16\_t distances[N][N])
{
 #pragma HLS INLINE

```
unsigned long int i = i_;
int perm[N] = {0};
```

```
for (int k = 0; k < N; ++k) {
    perm[k] = i / factorial(N - 1 - k);
    i = i % factorial(N - 1 - k);
}</pre>
```

```
for (char k = N - 1; k > 0; --k)
for (char j = k - 1; j >= 0; --j)
    perm[k] += (perm[j] <= perm[k]);</pre>
```

- 1. Represent the index in its factorial base (first loop)
- 2. Create a permutation array with the factorial representation (second loop)

```
cout << "getDistance: "<< getDistance(perm,distances) << endl;
return getDistance(perm,distances);
```




## **On-Chip Memory Lookups**

```
template<typename T>
unsigned int getDistance(const T perm[N], const uint16_t distances[N][N])
{
    unsigned int ret = 0;
    for(int i = 0; i < N-1; ++i)
        ret += distances[perm[i]][perm[i+1]];
    return ret;
}
</pre>
```

Lookups with on-chip memories

- Enough ports all necessary reads at each clock cycle


Distances calculated at each clock cycle








### **Results – TSP with 13 Cities**



**E** XILINX.

### **Results – TSP with 13 Cities**

- 7,500x speedup
  - 2% LUTs<sup>(\*)</sup>
  - 2.1 W<sup>(\*)</sup> of dynamic power @300MHz



(\*): Based on UltraScale+ VU9P



# Summary and Wrap-up



## Summary

- Vitis enables C++ applications
- Directives parallelize the code implementation
- Compute intensive algorithms mapped effectively onto FPGAs
  - ... thanks to on-chip RAM, micro-arch restructuring and efficient data types



### Resources

▶ Take a test drive! Try Vitis in the cloud or get an acceleration card!

- Refer to the Vitis getting started examples here (including C++ kernels):
   <u>https://github.com/Xilinx/Vitis\_Accel\_Examples</u>
- Point to the Vitis In-Depth Tutorials repo:
  - https://xilinx.github.io/Vitis-Tutorials/master/docs/index.html

### Check out the Xilinx Developer Site!

- Find tutorials, onboarding, application examples, and documentation to get started
- <u>https://developer.xilinx.com</u>
- Download Vitis from Xilinx.com today!
  - https://www.xilinx.com/support/download.html





# Thank you!