



## *Vitis Tutorials*

# Advanced RTL Kernel Integration

Gang Yuan

Sr. Staff Technical Engineer

Xilinx

# Adaptive Computing Acceleration with Alveo



Computational Storage



Database and Data Analytics



Financial Technology



High Performance Computing



Network Acceleration



Video and Imaging



Machine Learning



Tools and Services



Alveo U50




Alveo U200



Alveo U250







Alveo U280






Versal

# Inclusive Hardware Design Methodology




# Fast Mixed Kernel Integration Flow with Vitis



# Vitis RTL Kernel Bus Interface

- *Zero or one AXI control slave port*
  - Control registers
  - Memory buffer pointers
  - Kernel start/stop control
- *Zero, one or more AXI master ports*
  - Read/write data buffer in on-board global memory
  - Read/write data buffer in host memory (with Slave Bridge support in the latest platforms)
- *Zero, one or more AXI stream ports*
  - Exchange data between kernels
  - Exchange data between kernel and host (with QDMA support in the latest platforms)




# Clocking for RTL Kernel

- *Standard clocks provide by Platform*
  - *ap\_clk (300MHz default for U200)*
  - *ap\_clk\_2 (500MHz default for U200)*
- *Additional clocks during Vitis*
  - *ap\_clk\_3*
  - *ap\_clk\_4*
  - *...*
- *Internal clock generated by MMCM/PLL*



The platform use `ap_clk` as the bus clock, so you may need to use asynchronous bridge if your AXI ports use the internal generated clock.



# Vitis RTL Kernel Standard Execution Model

## *ap\_ctrl\_none*

- No host control
- Free-running

## *ap\_ctrl\_hs*



- Controlled via AXI slave
- Hand-shake protocol
- Sequential kernel
- Input/output coupled

## *ap\_ctrl\_chain*

- Controlled via AXI slave
- Extension to *ap\_ctrl\_hs*
- Pipelined kernel
- Input/output decoupled

AXI slave register signals:



*ap\_start*, *ap\_done*, *ap\_ready*, *ap\_idle*, *ap\_continue*, *ap\_idle*



# Execution Model: ap\_ctrl\_hs v.s. ap\_ctrl\_chain



## *ap\_ctrl\_hs*

- handshake signals: **ap\_start**, **ap\_done**



## *ap\_ctrl\_chain*

- input handshake signals:  
**ap\_start**, **ap\_ready**
- output handshake signals:  
**ap\_continue**, **ap\_done**






# RTL Kernel Host Control Flow Example

## *ap\_ctrl\_hs, ap\_ctrl\_chain:*

1. Allocate host buffer
2. Allocate device buffer
3. Set Kernel arguments
4. Transfer input data from host buffer to device buffer
5. Trigger Kernel Execution
6. Waiting for Kernel Finish
7. Transfer output data from device buffer to host buffer



# RTL Kernel Host Programming

Use easy programming model to control the Vitis RTL kernel execution

## *XRT Native API*

- *xrtPLKernelOpen*
- *xrtBOAllocUserPtr*
- *xrtBOSync*
- *xrtRunSetArg*
- *xrtKernelRun*
- ...

## *OpenCL API with Xilinx Extension*

- *clCreateKernel*
- *clCreateBuffer*
- *clCreateCommandQueue*
- *clEnqueueMigrateMemObject*
- *clSetKernelArgs*
- *clEnqueueTask*
- ...

# Vitis RTL Kernel Low-level Control

## Use Low Level Register Access API to Control Kernel Execution Directly

- Configure *ap\_none* model kernel parameter
- Re-config kernel arguments without running the kernel
- Control kernel in legacy fashion
- Convenient for porting existing RTL design to Vitis Flow and Alveo Platform


### ***XRT Native API***

- *xrt::ip::read\_register*
- *xrt::ip::write\_register*

# Vitis RTL Kernel Free-style




You can mix different data flow and execution model in an RTL kernel.




# RTL Kernel Development Flow

## RTL Kernel Wizard Flow



## Bottom-up Flow




# RTL Kernel Flow Example in Vitis Tutorials




[https://github.com/Xilinx/Vitis-Tutorials/tree/2020.2/Hardware\\_Accelerators/Design\\_Tutorials/03-rtl\\_stream\\_kernel\\_integration](https://github.com/Xilinx/Vitis-Tutorials/tree/2020.2/Hardware_Accelerators/Design_Tutorials/03-rtl_stream_kernel_integration)

RTL Kernel Wizard Based Flow





[https://github.com/Xilinx/Vitis-Tutorials/tree/2020.2/Hardware\\_Accelerators/Design\\_Tutorials/05-bottom\\_up\\_rtl\\_kernel](https://github.com/Xilinx/Vitis-Tutorials/tree/2020.2/Hardware_Accelerators/Design_Tutorials/05-bottom_up_rtl_kernel)

Bottom-up Flow with GUI or CLI



# RTL Kernel Wizard Flow for Kernel Creation



Vivado Kernel Packing Tool

Use **RTL Kernel Wizard** to start RTL kernel design easily!


Vitis RTL  
Kernel

**RTL Kernel Wizard** will generate example AXI control slave, example AXI master, integration wrapper, example testbench, ...


# Bottom-up Flow for RTL Kernel Packing

## Use Vivado IP Packaging tool to package the kernel

- Both GUI and CLI are supported
- All three kernel execution models are supported
- AXI slave and master interface and automatically inferred by tool (some requirements exist for AXI signals naming)
- IP/kernel XML files can be generated automatically by tool



**Create Vivado project and use IP Packaging tool with GUI**



**Create Vivado project and use IP Packaging tool with Tcl**



# Package Vitis RTL Kernel with Tcl

## Main Steps

- **Create IP project and IP packaging project**
  - `create_project`
  - `add_files`
  - `ipx::package_project`
- **Inference clock, reset and associate with AXI ports**
  - `ipx::infer_bus_interface`
  - `ipx::associate_bus_interface`
- **Set kernel arguments (registers) definition in AXI control slave**
  - `ipx::add_register`
  - `set_property`
- **Associate AXI master to pointer arguments in AXI control slave**
  - `ipx::add_register_parameter`
  - `set_property`
- **Packaging Vivado IP**
  - `ipx::update_source_project_archive`
  - `ipx::save_core`
- **Generate Vitis kernel file (XO)**
  - `package_xo`




*These Tcl commands can run in Vivado Tcl mode, batch mode, or GUI mode Tcl console.*

# Command Line Based Example in Vitis Tutorials



[https://github.com/Xilinx/Vitis-Tutorials/tree/2020.2/Hardware\\_Accelerators/Design\\_Tutorials/05-bottom\\_up\\_rtl\\_kernel](https://github.com/Xilinx/Vitis-Tutorials/tree/2020.2/Hardware_Accelerators/Design_Tutorials/05-bottom_up_rtl_kernel)


- ▶ Realize an Vitis RTL kernel for AES-256 and CBC mode acceleration
- ▶ Full CLI flow from RTL kernel creation to final system integration
- ▶ Demonstrate the implementation of *ap\_ctrl\_hs* and *ap\_ctrl\_chain* mode in RTL kernel





# Use Hardware Emulation for Vitis RTL Kernel Designs

- Verify RTL Kernel in simulation environment close to real board
  - Simulation with complete Alveo card scenario
  - Simulation with real host program
  - Automatically generated testbench and simulation stimulus
- In-depth debug for board-level issues
  - Each signal in RTL kernel can be dumped into waveform
  - Effective for 'hang' analyze in board-level running
- Analyze and locate performance bottle-neck
  - Easy to observe host-to-kernel and kernel-to-kernel interactions
  - Easy to analyze kernel running time and dependency lock


# Use Hardware Emulation for Vitis RTL Kernel Designs



# Use Hardware Emulation for Vitis RTL Kernel Designs




# Use Vitis to Build Hardware Overlay (XCLBIN)



```
v++ -l \
  -platform xilinx_u50_gen3x16_xdma_201920_3 \
  -config xclbin_rtc_alpha.ini \
  -o rtc_alpha.xclbin \
  rtc_gen.xo strm_dump.xo alpha_mix.so
```

## xclbin\_rtc\_alpha.ini


```
[connectivity]
stream_connect=rtc_gen_1.dataout_axis_m:alpha_mix_1.time_img_input
stream_connect=alpha_mix_1.mix_img_output:strm_dump_1.data_input
```



# Mixed Kernel Design Example in Vitis Tutorials

## Mixed HDL/HLS Kernel Integration Example


- rtc\_gen*
  - ✓ Verilog Kernel
- alpha\_mix*
  - ✓ HLS C Kernel with Vitis Vision Library
- strm\_dump*
  - ✓ HLS C Kernel



# Example RTL Kernel Design

## RTL Kernel *rtc\_gen*

- One AXI control slave port
  - 6 kernel arguments
  - Control interface: *ap\_ctrl\_hs*
- One AXI master port
  - Data width: 32-bit
- One AXI stream master port
  - Data width: 64-bit




- Generated AXI master and AXI control slave modules are used.
- *rtc\_gen\_core* module is hand coded Verilog modules.
- Generated top level wrapper is modified to instantiate *rtc\_gen\_core* module.



# Example RTL Kernel Design

## RTL Kernel *krnl\_aes*


- One AXI control slave port
- Execution Model: *ap\_ctrl\_none*, *ap\_ctrl\_hs*
- One AXI stream slave port
- One AXI stream master port



# Example RTL Kernel Design

## RTL Kernel *krnl\_cbc*

- One AXI control slave port
  - Execution Model: *ap\_ctrl\_chain*
- Two AXI master ports
- Four AXI stream slave port
- Four AXI stream master port



# Summary for RTL Kernel for Acceleration



1. The RTL kernel for Vitis can use AXI slave port for control and use AXI master or AXI stream ports for data transfer. All of these ports are optional according to your design specification.
2. You can use RTL Kernel Wizard to start the RTL kernel design easily if you are new to Vitis.
3. You can use Tcl scripts based command line flow to pack RTL kernel faster and more flexible.
4. You can use any of the three execution model (`ap_ctrl_none`, `ap_ctrl_hs` and `ap_ctrl_chain`), even combination of them in your RTL kernel.
5. Additional MMCM/PLL can be instantiated in the RTL kernel to generated specific clock



**Thank you!**