



Getting Started with Versal

Software Application Engineer
Brian Lay




Outline


- ▶ ACAP architecture and methodology
- ▶ Versal design flows overview
 - Traditional hardware design
 - Platforms
 - Fixed
 - Extensible
- ▶ Versal specific IP
- ▶ Simulation and Debug Flows
- ▶ Programming

Versal Adaptive Compute Acceleration Platform (ACAP) Overview

- ▶ Revolutionary architecture designed to be completely SW programmable:
 - Shared DDR through NoC (no PS DDR)
 - PL Configuration through PMC
 - Debug through PMC
 - System Monitor through PMC
 - SEU through PMC (no more SEM IP)
 - CFI, AXI, NPI interfaces vs. CFI only
 - DRP (GT/MMCM ports) replaced with APB (PS<>AXI)
 - PCIe / CPM / GT-based IP sharing methodology (in new quad)
 - AXI interface for all Hard IP and Soft IP
 - SW-driven AIE processor (vs. HW design w/ DSP block)



System Design Methodology – Vivado Flow




Leverage These Steps

Design Flows



Versal Design Flow


- PMC is required design component for all the flows
- PLM (PMC software) provided by Xilinx



Versal Design Flows (Vivado only)

▶ Hardware Design Flow

- Design uses fabric (+ NoC, DDR, GT, PCIe)
- Tools:
 - Vivado to create the PDI directly
- CIPS must be included in the design
- IPI will play a larger part in your design process



Versal Design Flows (Vivado to Vitis)

▶ Traditional Embedded

- Fabric + PS
- Tools:
 - Vivado to create a fixed platform (XSA)
 - Vitis to program the PS


`write_hw_platform -fixed`



Vitis adds PS
software



Fixed Platform (XSA)



Versal Design Flows (Vivado and Vitis)

► Acceleration

- Fabric + PS + AIE
- Tools:
 - Vivado to build extensible platform
 - Vitis to program, PS, AIE, PL accelerators


write_hw_platform



Vitis adds PL/AIE kernels and PS software




Extensible Platform (XSA)



Versal Specific IP

Versal IP- CIPS

- ▶ CIPS- Control, Interfaces, and Processing System
- ▶ One IP contains covers many functions
 - PS
 - PMC
 - Debug
 - NoC
 - CPM
 - System monitors
 - SEM
 - Tamper



Versal IP- CIPS Configuration

Re-customize IP

Control, Interfaces & Processing System (2.1)

Documentation IP Location

Component Name versal_cips_0

Configuration Options

- Board
- Home
- > Boot Mode
- > Debug
- > PS-PMC
- > CPM4
- ▼ Device Integrity
 - Sysmon Configuration
 - XilSEM Library Configuration
 - Tamper**


Tamper Configuration

Security Related Tamper Event	Zeroize BBRAM	Tamper Response
<input type="checkbox"/> JTAG Toggle	<input type="checkbox"/>	SYS INTERRUPT
<input checked="" type="checkbox"/> Temperature Alarm	<input type="checkbox"/>	SYS INTERRUPT
<input type="checkbox"/> Voltage Alarm For VCC_PSLP	<input type="checkbox"/>	SYS INTERRUPT
<input type="checkbox"/> Voltage Alarm For VCC_PSFP	<input type="checkbox"/>	SYS INTERRUPT
<input type="checkbox"/> Voltage Alarm For VCC_PMC Or VCCAUX_PMC	<input type="checkbox"/>	SYS INTERRUPT
<input type="checkbox"/> Voltage Alarm For VCC_SOC	<input type="checkbox"/>	SYS INTERRUPT
<input type="checkbox"/> Voltage Alarm For VCCINT Or VCCAUX Or VCC_RAM	<input type="checkbox"/>	SYS INTERRUPT
<input type="checkbox"/> Voltage Alarm For VCC0_503	<input type="checkbox"/>	SYS INTERRUPT
<input type="checkbox"/> Glitch Detector	<input type="checkbox"/>	SYS INTERRUPT
<input type="checkbox"/> Tamper Trigger Register	<input type="checkbox"/>	SYS INTERRUPT
<input type="checkbox"/> External from MIO	<input type="checkbox"/>	SYS INTERRUPT


OK Cancel

Versal IP – NoC (Network on Chip)


- ▶ Shared connectivity to move packetized data around the SoC
- ▶ Facilitates communication between
 - Processing system
 - DDR
 - AI Engines
 - Programmable logic
 - Any other hardened components



Versal IP – Using the NoC (Network on Chip)



Versal IP – Using the NoC (Network on Chip)



Show disabled ports


- + S00_AXI
- + S01_AXI
- + S02_AXI
- + S03_AXI
- + S04_AXI
- + S05_AXI
- + sys_clk0
- aclk0
- aclk1
- aclk2
- aclk3
- aclk4
- aclk5
- aclk6

Component Name:

General		Inputs	Outputs	Connectivity	QoS	DDR Basic	DDR Memory	DDR Ad
Search: <input type="text" value="Q-"/>								<input type="checkbox"/> Gbps <input type="checkbox"/> Advanced <input type="button" value="Run NoC DRCs"/>
	Read Traffic Class	Write Traffic Class	Owns QoS and Path	Bandwidth Read (MB/s)	Bandwidth Write (MB/s)			
▼ S00_AXI	BEST_EFFORT	BEST_EFFORT	yes	5	5			
M00_AXI			yes	5	5			
MC Port 0			yes	5	5			
▼ S01_AXI	BEST_EFFORT	BEST_EFFORT	yes	5	5			
MC Port 0			yes	5	5			
▼ S02_AXI	BEST_EFFORT	BEST_EFFORT	yes	5	5			
M01_AXI			yes	5	5			
MC Port 0			yes	5	5			


Versal IP – NoC (Network on Chip)

- ▶ The NoC physically spans the SoC
 - Blue NMUs (NoC master units)
 - Green NSUs (NoC slave units)
 - White NPS (NoC packet switch)




GT Wizard Features

- ▶ GTs inherit values from the parent IPs
 - Makes it easier to split up the GT Quad
 - Configure the GT through the parent without ever having to open the Wizard
 - Parent IP is packaged without the GT
- ▶ Flow is primarily IPI based
 - RTL flow is possible but multi-IP flow not integrated into wizard
 - Allows more intelligent sharing of PLL resources, validation of use cases at run time
- ▶ Pin Planning now part of Vivado, not IP generation
 - New GT tab similar to the Memory flow
 - Only full Quad pin planning allowed, no lane swapping allowed




GT Wizard Features

- ▶ Resource sharing is now a lot easier
 - Split up the Quad as you see fit
 - Let the tools give you a best fit
- ▶ Simplify rate changes
 - GT wizard can generate multiple ELF configuration files through GT Quad customization options
 - DRP-like functionality is natively incorporated into the Quad (APB AXI bus)
- ▶ Bridge IP
 - For third party solutions
 - Acts as an interface between GT Quad and custom logic




Simulation and Debug

Simulation



Versal IP - HW Debug

- ▶ Versal Debug Cores Use AXI-Streaming Infrastructure
- ▶ Familiar Debug IP
 - Integrated Logic Analyzer (AXIS-ILA)
 - Virtual Input/Output (AXIS-VIO)
 - Memory Calibration Debug Interface
- ▶ New Debug IP
 - PCI Express Link Debug
 - Hardened Integrated Bit Error Ratio Test (IBERT)
- ▶ HSDP (hardened part of XPIPE)– performance benefits – loading the linux kernel into memory by JTAG is slow (12.8Gb Smart link plus 10Gb vs. JTAG 100Mb)




Device Programming




Programmable Device Image Demystified

- ▶ A PDI is essentially the Versal equivalent of a “bitstream”
- ▶ PDI contents
 - CDO files – Configuration register writes for hardened IP
 - BIT file – Fabric CFrame data
 - ELF files – AIE/PS/uB software
- ▶ PMC uses
 - Cframe interface (CFI) to program the fabric
 - NoC programming interface (NPI) to program the NoC interconnect
 - AXI interface to load the AIE



Conclusion / Resources

- ▶ Three recommended design entry flows used for Versal
- ▶ New Versal Hard IP
- ▶ Simulation and debug
- ▶ PDI
- ▶ Resources
 - AM011 – Versal Technical Reference Manual
 - UG1273 – Versal ACAP Design Guide
 - PG352 – CIPS IP
 - PG313 – NoC IP
 - PG331 – Transceiver Wizard
 - Versal online documentation



<https://www.xilinx.com/support/documentation-navigation/design-process/system-and-solution-planning.html>