




Vivado Adapt 2021 Design Closure

Methodology, tips, and tricks for achieving better Quality-of-Results (QoR)

Feb 11, 2021



Design Closure Sessions



- ▶ **Session 1**

Methodology, tips, and tricks for achieving better Quality-of-Results


- ▶ **Session 2**

Using Timing Closure Assistance tools to address tough timing issues

- ▶ **Session 3**

Power Constraints, best practices for an accurate Report Power estimation

Agenda - Methodology, Tips, and Tricks



- ▶ Vivado Tool and Methodology Updates

- ▶ Synthesis
 - Key Synthesis Features (2020.X)
 - Tips and Tricks

- ▶ Implementation Updates
 - Key Implementation Features (2020.X)
 - Versal Implementation Guidelines


Tool and Methodology Updates

Vivado Compile Time Improvements

- ▶ Synthesis speedup
 - 2020.1: Constant RTL *function* compile times reduced to tiny fraction of 2019.2 time
 - 2020.2: Average **20%** overall improvement compared to 2020.1 (Versal devices)
- ▶ Placer **20%** average speedup on SSI designs with UltraThreads
 - Initial support (2020.2): enabled for Default, RuntimeOptimized, and Quick directives
 - Planned improvements (2021.x): enabled for other directives using `place_design -ultrathreads`
 - Use with `general.maxThreads >=` number of SLRs
- ▶ Router **33%** average speedup in 2020.2 compared to 2019.2
 - Major initialization tasks are now completed offline
 - Improved SLR crossing routing algorithms


Incremental Synthesis

- Incremental Compile includes Synthesis, runs almost twice as fast!
- Setup in Synthesis Options or use `read_checkpoint -incremental` --- See UG901



New Methodology Checks

- ▶ UltraFast Methodology checks are built into Vivado reports
 - Access under Reports menu or Tcl command `report_methodology`
 - Automatically generated in Vivado projects
- ▶ Review and correct or waive warnings and critical violations!



Recently added checks in 2020

Rule ID	Severity	Description
XDCB-6	Advisory	Timing constraint pointing to hierarchical pins
TIMING-54	Critical Warning	Scoped false path or clock group constraint between clocks
TIMING-56	Warning	Missing logically or physically exclusive clock groups constraint

Vivado: Feedback, Discussions, and Blogs

▶ Help -> Leave Feedback

▶ Community Forums

- Discussions

- Categories for all tools
- Experts and other users

- Design Blogs

- Written by Xilinx experts
- Most new features are introduced in blogs
- Leave comments at end!

The image shows a screenshot of the Vivado RTL Development interface. The top menu bar includes 'Window', 'Layout', 'View', 'Help', and 'Quick Access'. The 'Help' menu is open, showing options like 'Documentation and Tutorials...', 'Quick Take Videos...', 'Release Notes Guide...', 'Design Hubs', 'Quick Help...', 'Leave Feedback...', 'Search Answer Records...', 'Get Technical Support...', 'Add Design Tools or Devices...', 'Manage License...', 'Obtain a License Key...', 'Vivado on the Web...', and 'About Vivado...'. The 'Leave Feedback...' option is highlighted. Below the menu, the 'Vivado RTL Development' window is visible, showing a list of categories: 'Simulation and Verification', 'Synthesis', and 'Implementation'. The 'Implementation' category has 26253 posts and 26229 new posts. Below this, the 'Design and Debug Techniques Blog' is shown, with a search bar containing 'synthesis' and a dropdown menu set to 'Blog'. The breadcrumb trail at the bottom reads 'Community Forums > Blogs > Design and Debug Techniques Blog'.

Tool and Methodology Takeaways

- ▶ Enable Incremental Synthesis with Incremental Compile to speed up iterations
- ▶ Review Methodology Reports and correct or waive warnings and critical violations
- ▶ Share feedback on Vivado, join online forum discussions, and review and comment on our blogs



Key Synthesis Features (2020.X)

Expanded Language Support


- ▶ VHDL-2008 IEEE fixed-point and floating-point packages
 - Now can target both packages using ieee statements instead of using an intermediate file
 - use ieee.float_pkg.all;
 - use ieee.fixed_pkg.all;
- ▶ SystemVerilog: constant strings
 - Strings can be used as parameters/localparams where the size of the string is fixed (Not to be used in logic)
 - Support for methods Len(), Getc(), Toupper(), Tolower(), Compare(), Atopi(), Atohex(), Atooct(), Atobin(), Atoreal()
- ▶ Mixed language support - passing generics and parameters in between VHDL and Verilog improved
 - Can handle multidimensional arrays/records/structs

Heterogeneous RAM Mapping


- ▶ Maps to a mix of LUTRAM, Block RAM, and UltraRAM for highest efficiency
 - 2020.1: HDL attribute `ram_style=mixed` added
 - 2020.2: Pipeline register mapping
 - 2021.1: Planned support for XPMs

Note: report_ram_utilization reports bit utilization percentage (depth x width util)

Example:
5184x128 array




Heterogeneous Mapping:




Logic Compaction Optimization


- ▶ Reduce slice utilization of low-precision arithmetic
- ▶ Available globally as a directive or per-hierarchy using BLOCK_SYNTH cell property
- ▶ Supports both CARRY and LOOKAHEAD (Versal)



Versal example:
9x9 Multiply-Add, 3 stages



Default: timing-optimized
240 LUTs, 12 LOOKAHEADs
49 Slices



Smaller with Logic Compaction
186 LUTs, 27 LOOKAHEADs
40 Slices

Ease of Use Enhancements

- ▶ SRL_STYLE for static shift registers becomes a **global** option, additional usage now includes:

- Hierarchical cells

```
set_property BLOCK_SYNTH.SRL_STYLE REG_SRL [get_cells mod_inst]
```

- Tcl command

```
synth_design -top <top_name> -srl_style reg_srl_reg ...
```

- ▶ Override KEEP and DONT_TOUCH in RTL code
 - Set KEEP or DONT_TOUCH false in XDC to optimize away
 - Useful when RTL code cannot be modified

If used in XDC files, limit USED_IN to Synthesis - will generate critical warnings in Implementation due to constraints applied to optimized nets

Value	Style
register	no SRL, all FFs
srl	SRL only
srl_reg	SRL->FF
reg_srl	FF->SRL
reg_srl_reg	FF->SRL->FF
block	block RAM

HDL:

```
(* KEEP="true" *) reg [255:0] debug_signals;
```

Synthesis XDC:

```
set_property KEEP false [get_nets debug_signals*]
```

Synthesizing for Versal: RAM Mapping

- ▶ Fewer Block RAM aspect ratios: 8kx4, 16kx2, 32kx1 not supported
- ▶ UltraRAM initialization **is** supported, more aspect ratios: 8kx16, 16kx8, 32kx4

Block RAMs vs array sizes

Depth	Width	UltraScale+	Versal
2 ¹⁰ (1k)	32	1	1
2 ¹¹ (2k)	16	1	1
2 ¹² (4k)	8	1	1
2 ¹³ (8k)	4	1	2
2 ¹⁴ (16k)	2	1	4
2 ¹⁵ (32k)	1	1	8


UltraRAMs vs array sizes

Depth	Width	UltraScale+	Versal
2 ¹² (4k)	32	1	1
2 ¹³ (8k)	16	2	1
2 ¹⁴ (16k)	8	4	1
2 ¹⁵ (32k)	4	8	1

Synthesizing for Versal: DSP Block Mapping

- ▶ Complex Multiplier: 18x18 in 2 DSP blocks (3 required for UltraScale+)
- ▶ Dot Product: single DSP block holds 3 9x8 signed multiply-add
- ▶ See Language Templates

Floating point modes:
DSPFP32 instantiation required




See AM004 for further details on Versal DSP

Synthesis Tips & Tricks

Optimizing a Critical Multiplexer 1/2

- ▶ Multiplexer in the critical path
 - Select path driven by counter->comparator
 - Mux inputs are driven by adder-subtractor
- ▶ Can the multiplexer be optimized further?



```

reg [15:0] din0_dly;
reg [15:0] din1_dly;
reg [7:0] counter;


always@(posedge clk)
begin
    if(en)
        counter <= counter + 1;
end

always@(posedge clk)
begin
    din0_dly <= din0;
    din1_dly <= din1;
    if(counter == 144)
        dout <= din0_dly + din1_dly;
    else
        dout <= din0_dly - din1_dly;
end

endmodule
    
```

Optimizing a Critical Multiplexer 2/2

- ▶ **Trick:** replace counter - comparator with one-hot shift register
 - No complex decode logic, single bit for mux selection
 - Long shift register can be mapped to SRLs (LUTRAMs)



```

reg [15:0] din0_dly;
reg [15:0] din1_dly;
reg [255:0] counter = {255'b0,1'b1};

always@(posedge clk)
begin
    if(en)
        counter <= {counter[254:0],counter[255]};
end

always@(posedge clk)
begin
    din0_dly <= din0;
    din1_dly <= din1;
    if(counter[144] == 1'b1)
        dout <= din0_dly + din1_dly;
    else
        dout <= din0_dly - din1_dly;
end
endmodule
    
```

Version	LUTs	FFs	WNS	Critical Path
Original	24	56	-0.298 ns	FF -> LUT -> 2 LOOKAHEADs -> FF
Modified	24	49	0.232 ns	FF -> 2 LOOKAHEADs -> FF

Optimizing Logical Comparisons 1/2


- ▶ Comparing two bit vectors: **count** and **din**
 - Is count \geq din?
 - Critical path: add-sub \rightarrow 3-input mux \rightarrow comparator
- ▶ How can the critical path be improved?

```

reg [1:0] sel_dly;
reg [9:0] din_dly;
reg [9:0] count_next;
reg [9:0] count;

always@(*)
begin
    case(sel_dly)
        2'b10 : count_next = count + 1;
        2'b01 : count_next = count - 1;
        default : count_next = count;
    endcase
end

always@(posedge clk)
begin
    sel_dly <= sel;
    din_dly <= din;
    count <= count_next;
    dout <= count_next >= din_dly;
end
    
```




Optimizing Logical Comparisons 2/2

Device : **xcvc1902-vsva2197-1LP-i-S**
 Frequency : **500 MHz**

- ▶ **Trick:** move final comparison before 3-input mux
 - 3 comparators in parallel, area tradeoff

$count_next \geq din$ ➔ $count + 1 \geq din$
 $count - 1 \geq din$
 $count \geq din$



```

reg [1:0] sel_dly;
reg [9:0] din_dly;
reg [9:0] count_next;
reg [9:0] count;
reg [10:0] dout_next;

always@(*)
begin
    case(sel_dly)
        2'b10 : count_next = count + 1;
        2'b01 : count_next = count - 1;
        default : count_next = count;
    endcase
end

wire [9:0] tmp0;
wire [9:0] tmp1;
assign tmp0 = count + 1;
assign tmp1 = count - 1;

always@(*)
begin
    case(sel_dly)
        2'b10 : dout_next = {1'b1,tmp0} - {1'b0,din_dly};
        2'b01 : dout_next = {1'b1,tmp1} - {1'b0,din_dly};
        default : dout_next = {1'b1,count} - {1'b0,din_dly};
    endcase
end

always@(posedge clk)
begin
    sel_dly <= sel;
    din_dly <= din;
    count <= count_next;
    dout <= dout_next[10];
end
    
```

Version	LUTs	FFs	WNS	Critical Path
Original	25	23	-0.501 ns	FF -> LOOKAHEAD -> LUT -> 2 LOOKAHEADs -> FF
Modified	42	23	0.311 ns	FF -> 2 LUTs -> LOOKAHEADs -> FF

Key Synthesis Takeaways

- ▶ New features help you use device resources more efficiently
 - Logic Compaction for low-precision arithmetic
 - RAM_STYLE = mixed for heterogeneous RAM mapping

- ▶ Remember key differences when migrating to Versal
 - Versal has more UltraRAM capabilities, fewer BRAM options
 - Versal DSP block natively supports complex multiplication and dot products

- ▶ To improve critical paths, look at the Elaborated Design and think of ways to improve the data flow



Key Implementation Features (2020.X)

Pblocks are Treated as Soft By Default


- ▶ Soft Pblocks have been supported since Vivado 2019.1
 - In 2020.2 Pblocks are treated as Soft by default and are honored until Physical-Synthesis-In-Placer in Global Placement
 - Reduces need to update pblocks when changing design
 - Reduces pblock restriction on congestion handling in rest of placer flow
 - Allows all physical optimizations (PSIP, phys_opt_design)

- ▶ DFX parent & child pblocks = hard by default

- HD.ISOLATED
- HD.RECONFIGURABLE
- HD.TANDEM
- HD.TANDEM_IP_PBLOCK
- HD.RECONFIGURABLE_CONTAINER


- ▶ User constraint IS_SOFT=FALSE carried forward in DCPs from previous Vivado releases when loaded in Vivado 2020.2

Hard Pblocks





Name	WNS	TNS	LUT	FF	BRAM	DSP	Elapsed
✓ synth_1			1940	1370	16.0	64	00:01:56
✓ impl_hard_pblocks (active)	-1.134	-325.896	1301	1482	16.0	64	00:12:06
✓ impl_soft_pblocks	0.192	0.000	1301	1530	16.0	64	00:08:01

Soft Pblocks



Physical-Synthesis-In-Placer (PSIP) Improvements

- ▶ Equivalent Driver Re-wire Optimization
 - Loads are redistributed between logically-equivalent drivers based on their placements
 - Helps reduce routing resource utilization and congestion
- ▶ After rewiring it is possible that some inputs of a LUT are connected to the same net and LUT reduction can result




Summary of Physical Synthesis Optimizations

Optimization	WNS Gain (ns)	TNS Gain (ns)	Added Cells	Removed Cells	Optimized Cells/Nets	Dont
LUT Combining	0.000	6.524	0	2255	2255	0
Equivalent Driver Rewiring	0.000	1120.810	2185	4271	121	3

PSIP Replication Properties

- ▶ MAX_FANOUT_MODE and FORCE_MAX_FANOUT allow user to direct replication in PSIP
 - Works for FF and LUT
- ▶ For replication of drivers with far-apart loads
 - MAX_FANOUT_MODE values
 - MACRO (Block RAM, UltraRAM, DSP)
 - CLOCK_REGION
 - SLR



MAX_PROG_DELAY Capped For SLR Crossing Performance


- ▶ Placer limits MAX_PROG_DELAY for UltraScale+ devices
 - Minimizes clock skew on SLR crossing when balancing clock network delays
 - USER_MAX_PROG_DELAY property allows user to cap delays further if required
- ▶ Clock Utilization Report shows programmable delays used for each clock

15. Device Cell Placement Summary for Global Clock g6

Global Id	Driver Type/Pin	Driver Region (D)	Clock	Period (ns)	Waveform (ns)	Root (R)	Slice Loads
g6	BUFGCE/0	X4Y11	Multiple	4.926	{0.000 2.463}	X3Y8	86098

* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
 ** IO Loads column represents load cell count of IO types
 *** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
 **** GT Loads column represents load cell count of GT types

	X0	X1	X2	X3	X4	X5	X6	X7	HORIZONTAL PROG DELAY
Y15	0	0	3459	1930	76	4319	7775	6087	0
Y14	4	0	15	14	8	2828	11153	5112	0
Y13	357	212	0	34	228	6990	10597	1025	1
Y12	22	107	0	0	14	5441	5802	428	2
Y11	0	346	71	1	{D} 22	572	744	200	3
Y10	0	165	328	0	0	2	0	0	4
Y9	0	129	390	0	0	0	0	0	5
Y8	0	238	296	{R} 0	0	0	0	0	5
Y7	0	556	78	2	1	0	0	0	4
Y6	16	469	8	0	0	0	0	0	3
Y5	185	526	0	0	0	0	0	0	2
Y4	362	76	0	0	0	0	0	0	1
Y3	506	3	0	0	0	0	0	0	0
Y2	1621	7	28	0	0	0	0	0	0
Y1	3498	586	29	0	0	0	0	0	0
Y0	0	0	0	0	0	0	0	0	0





Versal Implementation Guidelines


Versal Changes to Fabric

- ▶ Versal has a Uniform fabric
 - Half of LUTs in every CLB are LUTRAM/SRL capable
 - Even Block RAM & UltraRAM distribution
- ▶ Simplified CLB architecture with fast LUT cascade
 - No F7/F8/F9 muxes
 - CARRY8 replaced by LOOKAHEAD8 and LUTCY
 - Fast LUT cascade
 - More LUT combining options
- ▶ To take full advantage of the architectural changes need to re-synthesize
 - Remove instantiated legacy primitives and synthesis attributes
 - Re-targeting prior architecture netlist will result in sub-optimal implementation

Comparing CARRY8 vs. LOOKAHEAD8/LUTCY


- ▶ UltraScale+ uses 8 logic levels, 6 routes with CARRY8s

- Datapath delay = 3.822 ns



- ▶ Versal uses 10 logic levels but still only 6 routes with LOOKAHEAD8s

- Datapath delay = 3.635 ns





```
wr_ptr <= resize(dol(5 downto 3) * unsigned(img_size_x), log2(C_MAX_LINE_WIDTH*C_NUM_LINES)) +
resize(dol(15 downto 6) * 8, log2(C_MAX_LINE_WIDTH*C_NUM_LINES));
```

Above results require re-synthesis of RTL

Versal Multi-Clock Buffer - MBUFG


- ▶ Versal supports a new Multi-Clock Buffer (MBUFG) that generates up to 4 output clocks from a single input clock
 - Output clocks are /1, /2, /4, and /8 versions of input clock
- ▶ MBUFG versions exist for BUFGCE, BUFGCE_DIV, BUFG_PS, BUFG_GT and BUFGCTRL
- ▶ MBUFG is a logical buffer with 4 outputs (O1, O2, O3, O4)
 - Physical implementation uses BUFG* and BUFDIV_LEAF leaf clock dividers
 - BUFDIV_LEAF buffers are driven by horizontal clock distribution and are the final clock buffer for fabric loads (CLB, DSP, BRAM, URAM) and most hard-IP blocks (GTYP_QUAD, MRMAC, etc.)



Versal MBUFG For Synchronous CDC


► MBUFGCE

- Common node closer to path
 - Inter Clock Skew ~ 0.174ns
 - Inter Clock FMAX > 600 MHz



► Parallel BUFGCE

- Common node at driver
 - Can be far away if driver in XPIO clock region or GT Column
- Inter Clock Skew > 0.500ns
- Inter Clock FMAX < 500 MHz




MBUFG Transform In Logical Optimization Phase

- ▶ `opt_design -mbufg_opt` for global transformation of parallel BUFG -> MBUFG
- ▶ `MBUFG_GROUP` property allows for targeted transformation
 - Set precedents over which BUFG* should get converted to MBUFG*

```
set_property MBUFG_GROUP group1 [get_nets -of [get_pins {u_buf0a/O u_buf1a/O u_buf2a/O u_buf3a/O }]]
```

- ▶ Transformations are prevented if timing constraints could result in mismatch




Clocking Wizard Support for MBUFG

Clocking Wizard (1.0)



Documentation IP Location Switch to Defaults



Component Name clk_wizard_0

Clocking Features | **Output Clocks** | **MCM Settings** | **Optional Ports** | **Summary**

The phase is calculated relative to clk_out1.

Output Clock	Port Name	Output Freq (MHz)		Phase (Degrees)		Duty Cycle (%)		Drives	Clock Grouping	PI Control
		Requested	Actual	Requested	Actual	Requested	Actual			
clk_out1	clk_out1/1	400.000	400.000000	0.000	0.000	50.000	50.0	Buffer with CE	Auto	None
<input checked="" type="checkbox"/> clk_out2	clk_out2	150.000	150.000000	0.000	0.000	50.000	50.0	Buffer with CE	Auto	None
<input checked="" type="checkbox"/> clk_out3	clk_out3/4	100.000	100.000000	0.000	0.000	50.000	50.0	Buffer with CE	Auto	None
<input checked="" type="checkbox"/> clk_out4	clk_out4/8	50.000	50.000000	0.000	0.000	50.000	50.0	Buffer with CE	Auto	None
<input checked="" type="checkbox"/> clk_out5	clk_out5/2	200.000	200.000000	0.000	0.000	50.000	50.0	Buffer with CE	Auto	None
<input checked="" type="checkbox"/> clk_out6	clk_out6	600.000	600.000000	0.000	0.000	50.000	50.0	MBUFGCE	Auto	None
<input type="checkbox"/> clk_out7	clk_out7	100.000	N/A	0.000	N/A	50.000	N/A	BUFG	Auto	None

Calculate Actual values

Phase Shift Mode **ZHOLD Settings**

WAVEFORM LATENCY ZHOLD

CE TYPE for BUFGCE / MBUFGCE **CE TYPE for BUFGCE_DIV** CE and CLR SYNC CIRCUIT EXTERNAL TO CORE

SYNC ASYNC HARDSYNC SYNC HARDSYNC

Deskew Network

Enable Deskew1 Delay

Enable Deskew2 Delay

OK Cancel

Inferred MBUFGCE

1. Select Output Frequencies that are /1, /2, /4, /8
2. Select "Buffer" or "Buffer with CE" as clock driver

Instantiated MBUFGCE

1. Select "MBUFGCE" as clock driver

Real World Example Of QoR Improvement with MBUFG

- ▶ WNS went from **-1.737ns** to timing closed!
 - impl_1_AIE2PLFP WNS=**-1.737ns**
 - Default strategy implementation
 - impl_2 WNS=0.024ns
 - Default strategy implementation
 - **MBUFG transform using MBUFG_GROUP constraint**



Name	Constraints	Status	WNS	TNS	WHS	THS
✓ synth_1	constrs_1	Synthesis Out-of-date				
✓ impl_2 (active)	constrs_1	route_design Complete!	0.024	0.000	0.032	0.000
✓ impl_1_AIE2PLFP	constrs_1	route_design Complete, Failed Timing!	-1.737	-3117.350	0.010	0.000

Top Takeaways

- ▶ Run methodology reports, review and fix critical violations and warnings
- ▶ Synthesis has many options to drive improved results. In addition, you can develop your own bag of tricks to fine tune critical logic
- ▶ Vivado placement has very comprehensive replication to improve QoR, both automatic and user-driven
- ▶ Versal architecture brings many improvements over prior architectures, be aware of key differences
 - Re-synthesize for optimal results, and recode if necessary
 - Take advantage of new capabilities like MBUFG, URAM initialization, DSP complex and dot-product modes

Where to Find More Information

- ▶ User Guides on xilinx.com
 - UG901 - Synthesis
 - UG904 - Implementation
 - UG906 - Design Analysis & Closure
 - UG949 - UltraFast Methodology
- ▶ Xilinx Community Forums
 - Vivado RTL Development
 - Blogs: Design and Debug Techniques



Design and Debug Techniques Blog



[Community Forums](#) > [Blogs](#) > Design and Debug Techniques Blog



Thank You

