

# Virtex UltraScale+ VU23P FPGA

### **OVERVIEW**

The Virtex® UltraScale+<sup>™</sup> VU23P FPGA brings a new optimization point to the UltraScale+ FPGA portfolio, delivering breakthrough performance for networking and storage applications. The Virtex UltraScale+ VU23P FPGA offers the highest ratio of look-up tables<sup>1</sup> (LUTs) and block RAM to DSP slices in an UltraScale+ FPGA along with package options as small as 35mmx35mm. This unique mix of resources enables efficient packet processing and scalable data bandwidth to deliver unparalleled performance for networking and storage applications.

The Virtex UltraScale+ VU23P FPGA is also the first UltraScale+ FPGA to provide both 58G PAM4 transceivers and PCIe<sup>®</sup> Gen4 combined. These high-performance interfaces provide scalable connectivity and high I/O bandwidth in a device that's right-sized for server deployment.

Built on the proven UltraScale<sup>™</sup> architecture, the Virtex UltraScale+ VU23P FPGA allows users to move quickly to production. With mature development tools and frameworks, system designers reduce the development cycle, and deliver new solutions to the marketer faster than ever.

### HIGHLIGHTS

### Optimized Resources for Adaptable Networking and Storage Acceleration

- > Highest ratio of LUTs<sup>1</sup> and block RAM to DSP slices in Virtex UltraScale+ FPGAs
- > Maximize packet processing throughput per port with adaptability
- > Scale data bandwidth within a fixed power envelope

### Unique Mix of 58G PAM4 SerDes and PCIe Gen4

- > Integrated blocks for PCIe Gen4 for maximum bandwidth with low latency
- > 58Gb/s PAM4 transceivers for up to 200G SmartNIC and edge network systems
- > 34 transceivers operating at 32.75Gb/s for 10/25G interoperability
- > Integrated 100G Ethernet MAC with KR4-FEC for built-in error correction

### **Right-Sized Packaging for Server Deployment**

- > Compact package options as small as 35mmx35mm
- > Flexibility to support a broad range of standard server form factors

### Proven HW/SW Platform to Accelerate Time to Market

- > Co-optimized with Vivado<sup>®</sup> Design Suite with IP integration
- > Comprehensive solution stacks enabled by Vitis<sup>™</sup> unified software platform



## TARGET APPLICATIONS

### **Network Acceleration**

- > Full OVS Offload Acceleration
- > Network Security Acceleration
- SmartNIC

#### **Storage Acceleration**

- > NVMe-oF Acceleration
- > Flash Storage Controller
- > Bare-metal Cloud Storage Acceleration

#### **Wired Communications**

- > Converged Access Fronthaul
- > Fronthaul Gateway Acceleration
- > PON Access



1. Highest ratio of LUT and BRAM to DSP slices in the Virtex UltraScale+ Portfolio, excluding the Virtex UltraScale+ VU19P FPGA

FEATURE	DESCRIPTION
16nm low power FinFET+ process technologyfrom TSMC	<ul> <li>&gt; Industry-leading process from the #1 service foundry delivers a step function increase in performance-per-watt</li> <li>&gt; The same scalable architecture and tools as 20nm UltraScale™ FPGAs</li> </ul>
Broad Range of SerDes Rates	<ul> <li>&gt; 28G and 58G backplane support</li> <li>&gt; 32.75G and 58G chip-to-chip and chip-to-optics support</li> <li>&gt; High-density I/O for smaller area and greater power efficiency per pin</li> </ul>
Integrated 100G Ethernet MAC with KP4-FEC	<ul> <li>Saves 60K-100K system logic cells per port</li> <li>Up to 90% dynamic power savings vs. soft implementation</li> <li>Built-in KR4-FEC (Ethernet MAC) for optics error correction</li> <li>Optional built-in KP4-FEC for PAM4 optics and backplanes</li> </ul>
Integrated blocks for PCI Express <sup>®</sup> with cache coherent CCIX ports	<ul> <li>Complete end-to-end solution to support multiple 100G ports</li> <li>PCIe Gen4 x8 and Gen3 x16 for up to 16GB/s bandwidth</li> <li>Expanded virtualization for data center applications</li> <li>Acceleration for cache coherent compute using CCIX ports</li> </ul>
On-Chip Memory for deep memory buffering	<ul> <li>&gt; 79Mb Block RAM for deep FIFO and granular memory usage</li> <li>&gt; 99Mb on-chip UltraRAM for SRAM device integration</li> </ul>
Massive memory interface bandwidth	<ul> <li>&gt; DDR4 support of up to 2,666Mb/s</li> <li>&gt; Support for server-class DIMMs</li> </ul>
UltraScale architecture enhanced clocking and routing	<ul> <li>Lower skew, faster performing clock networks</li> <li>Up to one speed grade advantage vs.comparable solutions</li> <li>Efficient CLB use and placement for reduced interconnect delay</li> </ul>

### TAKE THE NEXT STEP

For more information about the Xilinx Virtex UltraScale+ VU23P FPGA, visit www.xilinx.com/vu23p

Corporate Headquarters

Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 USA Tel: 408-559-7778 www.xilinx.com



Xilinx Europe Xilinx Europe Bianconi Avenue Citywest Business Campus Saggart, County Dublin Ireland Tel: +353-1-464-0311 www.xilinx.com

### Japan

Xilinx K.K. Art Village Osaki Central Tower 4F 1-2-2 Osaki, Shinagawa-ku Tokyo 141-0032 Japan Tel: +81-3-6744-7777 japan.xilinx.com Asia Pacific Pte. Ltd.

Xilinx, Asia Pacific 5 Changi Business Park Singapore 486040 Tel: +65-6407-3000 www.xilinx.com India

Xilinx India Technology Services Pvt. Ltd. Slock A, B, C, 8th & 13th floors, Meenakshi Tech Park, Survey No. 39 Gachibowli(V), Seri Lingampally (M), Hyderabad -500 084 Tel: +91-40-6721-4747 www.xilinx.com

© Copyright 2020 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Spartan, Versal, Vitis, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA, AMBA Designer, ARM, ARM1176JZ-S, CoreSight, Cortex, and PrimeCell are trademarks of ARM in the EU and other countries. PCle, and PCI Express are trademarks of PCI-SIG and used under license. All other trademarks are the property of their respective owners. Printed in the U.S.A. AC0520