

# Al Inference with Versal Al Core Series

- > 2.7X performance/watt vs. competing FPGAs1 for cloud acceleration
- > Accelerates the whole application from pre- to post-processing
- > Adaptable to evolving Al Algorithms

# **CHALLENGE**

Applied machine learning techniques have now become pervasive across a wide range of applications, with tremendous growth in vision and video in particular. FPGA-based AI/ML acceleration has already shown performance and latency advantages over GPU accelerators, but next-generation CNN-based workloads demand compute density beyond what traditional FPGA programmable logic and multipliers can offer. Fabric-based DSP blocks offer flexible precision and are still capable accelerators, but the bit-level interconnect and fine-grained programmability come with overhead that limits scalability for the most compute-intensive CNN-based workloads.



# SOLUTION: VERSAL AI CORE ACAP FOR AI COMPUTE ACCELERATION

The Versal™ AI Core adaptive compute acceleration platform (ACAP) is a highly integrated, multicore, heterogeneous device that can dynamically adapt at the hardware and software level for a wide range of AI workloads, making it ideal for cloud accelerator cards. The platform integrates next-generation Scalar Engines for embedded compute, Adaptable Engines for hardware flexibility, and Intelligent Engines consisting of DSP Engines and revolutionary AI Engines for inference and signal processing. The result is an adaptable accelerator that exceeds the performance, latency, and power efficiency of traditional FPGAs and GPUs for AI/ML workloads.

#### Al Engines for Breakthrough AI/ML Inference

Within the Versal platform is a unique architecture for Al inference—the Al Engines—which are an array of software programmable vector processors with flexible interconnect and tightly coupled local memory—ideal for CNN-based inference and delivering 2.7X performance/watt over competing 10nm FPGAs.¹ Al Engines deliver compute density, power efficiency, and low latency not possible with GPUs and traditional FPGA architectures, all while retaining hardware adaptability to evolve with Al algorithms.

2.7X

Performance/Watt vs. FPGAs1

#### Whole Application Acceleration

Machine learning is typically integrated into a larger application rather than a stand-alone workload. As a complete heterogeneous compute platform, the Versal Al Core ACAP leverages its diverse engines to infuse deep learning as "an element" of a larger application that has other pre/post-processing requirements, delivering end-to-end application acceleration.

#### Complete Development Environment for SW Developers

Fully supported by the Vitis<sup>™</sup> Al development environment, which consists of optimized IP, tools, libraries, models, and example designs, Versal Al Core ACAPs enable data scientists to compile TensorFlow, PyTorch, and Caffe models using Python or C++ APIs in minutes—without prior FPGA knowledge.

Versal AI Core ACAP for AI Accelerator Cards





1: Versal Al Core VC1902 device vs. Intel Agilex AGF027 FPGA, ResNet50 v1.5 (frames-per-second/watt)



# VERSAL ACAP IMPLEMENTATION

# Al Compute Accelerator with Versal Al Core Series

Host CPU

LPDDR4-4200, DDR4-3600

The Versal Al Core series solves the unique and most difficult problem of Al inference—compute efficiency—by coupling ASIC-class compute engines (Al Engines) together with flexible fabric (Adaptable Engines) to build accelerators with maximum efficiency for any given network, while delivering low power and low latency. Through its integrated shell—enabled by a programmable network on chip and hardened interfaces—Versal ACAPs are built from the ground up to ensure streamlined connectivity to data center compute infrastructure, simplifying accelerator card development.

#### **Scalar Engines Adaptable Engines Intelligent Engines Dual-Core Arm®** Al Engines Cortex®-A72 **Image Scaling** Queue Management Machine Learning Kubernetes (e.g., CNN, RNN) Orchestration Neural Network **RT Compression Dual-Core Arm** Cortex-R5F **DSP Engines Custom Memory** Hierachy Platform Imaging Custom Datapaths Management Controller Bitstream Management Programmable Network on Chip PCIe Gen 4 100G Multirate DDR4 32Gb/s SerDes Custom I/O w/ DMA & CCIX **Ethernet Cores**

10G/25G/40G/100G Ethernet

# **VERSAL AI CORE VC1902 ACAP IMPLEMENTATION**

PLATFORM HIGHLIGHTS	
Adaptable Engines	<ul> <li>Custom memory hierarchy optimizes data movement and management for accelerator kernels</li> <li>Pre- and post-processing functions including neural network RT compression and image scaling</li> </ul>
Al Engines	<ul> <li>Tiled array of vector processors, flexible interconnect, and local memory enabling massive parallelism</li> <li>Up to 133 INT8 TOPS with the Versal AI Core VC1902 device, scales up to 405 INT4 TOPS in the portfolio</li> <li>Compiles models in minutes based on TensorFlow, PyTorch, and Caffe using Python or C++ APIs</li> <li>Ideal for neural networks ranging from CNN, RNN, and MLP; hardware adaptable to optimize for evolving algorithms</li> </ul>
Scalar Engines	<ul> <li>Arm processing subsystem for queue management and Kubernetes orchestration</li> <li>Platform management controller for security, power management, and bitstream management</li> </ul>
Programmable Network on Chip (NoC)	<ul> <li>Seamlessly integrates all engines and key interfaces</li> <li>Simplifies kernel and IP placement, reducing soft logic needed for connectivity</li> <li>Streamlines programming experience for software and hardware developers</li> </ul>
Integrated Shell	<ul> <li>Comprises hardened host interface, programmable NoC, and Scalar Engines</li> <li>Ensures streamlined device bring-up and connectivity to off-chip interfaces, making the platform available at boot</li> <li>Delivers pre-engineered timing closure and logic resource savings, simplifying development of accelerator cards</li> </ul>




#### **BENCHMARK**

### ResNet50 v1.5 Performance Comparison

Shown below is a comparison of measured results on Versal devices as submitted to the ML Perf Data Center v1.0, and projected performance of competing 10nm Intel Agilex FPGAs.

#### **RELATIVE RESNET50 V1.5 FRAMES/SEC/WATT**



- 1: Measured results of VCK5000 development card based on Versal AI Core VC1902 ACAP
- 2: Assumes 30% compute efficiency for Intel Agilex FPGA 18x19 multipliers and 40% compute efficiency of AI Engines
- 3: Integrated shell reduces logic required for connectivity, 45K LUTs required for run-time SW & deep-learning processor support
- 4: Based on Quartus Power & Thermal Calculator 2021.2, assumes SmartVID and claimed static power savings
- 5: Device power estimates, based on Xilinx Power Estimator (XPE) available at https://www.xilinx.com/products/technology/power/xpe.html

# TAKE THE NEXT STEP

- > For more information on Versal Al Core series, visit www.xilinx.com/versal-ai-core
- > To try the above benchmark yourself, visit www.xilinx.com/versal-performance-elevated
- > To start designing for cloud acceleration and edge computing, visit www.xilinx.com/vck5000
- > To start designing on a Versal Al Core Evaluation Kit, visit www.xilinx.com/vck190
- > To contact your local Xilinx sales representative, visit Contact Sales

VCK5000 Versal Development Card www.xilinx.com/vck5000



Corporate Headquarters Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 USA Tel: 408-559-7778 www.xilinx.com

Xilinx Europe

Xilinx Europe Bianconi Avenue Citywest Business Campus Saggart, County Dublin Ireland Tel: +353-1-464-0311 www.xilinx.com Japan Xilinx K.K. Art Village Osaki Central Tower 4F 1-2-2 Osaki, Shinagawa-ku Tokyo 141-0032 Japan Tel: +81-3-6744-7777 japan.xilinx.com Asia Pacific Pte. Ltd. Xilinx, Asia Pacific 5 Changi Business Park Singapore 486040 Tel: +65-6407-3000 www.xilinx.com India Xilinx India Technology Services Pvt. Ltd. Block A, B, C, 8th & 13th floors, Meenakshi Tech Park, Survey No. 39 Gachibowli(V), Seri Lingampally (M), Hyderabad -500 084 Tel: +91-40-6721-4747 www.xilinx.com



© Copyright 2021 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Kria, Spartan, Versal, Virtex, Vitis, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA, AMBA Designer, ARM, ARM176JZ-S, CoreSight, Cortex, and PrimeCell are trademarks of ARM in the EU and other countries. PCle, and PCl Express are trademarks of PCl-SIG and used under license. All other trademarks are the property of their respective owners.