

# **Key Revocation Lab**

XAPP1344 (v1.0) June 26, 2020

## Summary

This application note describes the programming of security related eFUSEs in Zynq<sup>®</sup> UltraScale+<sup>™</sup> MPSoCs to set up the secure boot for a ZCU102 board. It then demonstrates how to program eFUSEs for revoking public keys of applications and partitions running on a ZCU102 board.

The reference design files for this application note can be downloaded from the Xilinx website. For detailed information about the design files, see Reference Design.

### Introduction

Secure boot ensures the system only runs the intended boot firmware and is accomplished by using the hardware root of trust boot mechanism. This provides the required confidentiality, integrity, and authentication to host the most secure applications. The Zynq UltraScale+ MPSoC hardware root of trust is based on the RSA-4096 asymmetric authentication algorithm with SHA-3/384. The use and revocation of primary public keys and secondary public keys is demonstrated.

The secure boot process starts by determining which PPK to use and then validating its integrity. The public key is stored in the boot image (BI) in external memory, therefore, it is assumed that an adversary could tamper with it. Consequently, the configuration security unit (CSU) reads the public key from external memory, calculates its cryptographic checksum using the SHA-3/384 engine, and compares it to the value stored in eFUSEs. If they match, the integrity of the public key has been validated and the boot can continue. The SPK and its associated ID are then read, stored in on-chip memory (OCM), and authenticated using the PPK. After the SPK and SPK ID have been authenticated, the CSU compares the ID that was bound to the SPK in the BI to the ID that is stored in the eFUSEs. If the IDs match, the SPK is valid and the boot continues. Lastly, The SPK verifies the authenticity of the entire BI. The CSU authenticates the first stage boot loader (FSBL), and optionally the PMU firmware (PMUFW) if enabled in the BI. If encrypted, the CSU also performs the decryption.

Refer to Zynq UltraScale+ Device Technical Reference Manual (UG1085) to better understand different boot modes and features available for secure, encrypted, and normal boot.

The Zynq UltraScale+ MPSoC can store the hash digest of both PPKs. Each PPK can only be revoked once (i.e., revoke the first PPK and use the second PPK). Since only two revocations is not sufficient in typical systems, the Zynq UltraScale+ MPSoC provides a secondary key mechanism that:

• Provides a second level of defense if the first authentication mechanism gets compromised.

- Allows the user to revoke SPK more than twice.
- Uses different keys to authenticate each application or group of partitions, enhancing the security posture of the end system.

Each SPK is associated with an ID called SPK\_ID. The Zynq UltraScale+ MPSoC provides a 32-bit eFUSE register called SPK\_ID to hold the SPK\_ID associated with SPK, so the user can revoke the SPK a maximum of 32 times. In this document, this revocation method is referred to as Zynq UltraScale+ standard key revocation.

In addition, the Zynq UltraScale+ MPSoC also provides 256 user eFUSEs. These eFUSEs can be used optionally to indicate the revocation status of the SPK associated with SPK\_IDs 1–256. With this, the user can revoke up to 256 SPKs. In this document, this revocation method is referred to as Zynq UltraScale+ enhanced key revocation.

The following table lists the key differences between standard and enhanced revocation modes.

### Table 1: Zynq UltraScale+ Key Revocation Modes

Zynq UltraScale+ Standard Key Revocation	Zynq UltraScale+ Enhanced Key Revocation
Uses SPK ID eFUSEs	Uses user eFUSEs
32 Reserved eFUSEs	256 user-assigned eFUSEs
	<i>Note</i> : Not all user eFUSEs are required to be used.
FSBL must be signed using standard revocation format.	FSBL cannot be signed using enhanced revocation format.
Non-FSBL partitions can be signed using standard revocation format.	Non-FSBL partitions can be signed using enhanced revocation format.
Only one standard SPK ID number is valid at a time.	Many enhanced SPK ID numbers can be valid at a time (up to 256).
Changing the SPKID eFUSEs impacts all partitions regardless of SPK ID number.	Changing the USER eFUSEs only impacts partitions using that specific SPK ID number.

# **Hardware and Software Requirements**

The following hardware and software are required for this application note:

- ZCU102 evaluation board
- AC to DC power adapter (12 VDC)
- USB type-A to micro-B USB cable for UART communication
- Secure Digital (SD) card ≤ 32 GB
- SD formatted using the FAT file system
- Xilinx Software Development Kit (SDK) 2019.1 or later

Note: Future versions have not been verified.

- Serial communications terminal application (i.e., Tera Term or PuTTY)
- Required design files, which can be downloaded from Reference Design.



**IMPORTANT!** Programming any of the noted eFUSE settings preclude Xilinx test access, therefore, Xilinx might not accept return material authorization (RMA) requests. Additionally, programming eFUSEs limits the usage of the board, because after provisioning the board for secure boot, only authenticated boot images can boot.

*Note:* For the simplicity of this application note, you are advised to extract the contents of the required design files to C:\Xilinx.

# **Reference Design Flow**

The following figure shows a summary of the reference design flow.



Figure 1: Reference Design Flow

### SDK Setup

- Create an FSBL for the Arm Cortex-A53 Core
- Modify BSP to Include XilSkey Library
- Create a Lab Application for the Arm Cortex-A53 based APU

Download and Run Lab Application

- Generate Boot Image
- Run Boot Image

Program the PPKO and PPK1 Digest eFUSEs

- Program the PPKO eFUSE
- Program the PPK1 eFUSE

Program the RSA\_EN eFUSE

- Forcing RSA Authentication
- Verification of Device Provisioning
- Generating a Secure Boot Image and Booting the Secured ZCU102 Device

Zynq UltraScale+ Standard Key Revocation

• Program SPK ID eFUSE

Zynq UltraScale+ Enhanced Key Revocation

• Program User eFUSE

**PPKO** Revocation

• Program PPK0\_INVLD eFUSE

### **SDK Setup**

### Create an FSBL for the Arm Cortex-A53 Core

An FSBL must be created for booting the lab application (which will be generated in a later section) with SD card boot mode. The FSBL loads on the Arm<sup>®</sup> Cortex<sup>™</sup>-A53 processor and subsequently, the FSBL loads the lab application on the Cortex-A53 core.

- 1. Launch SDK.
- 2. Set the workspace path.

**Note:** For this walk-through the workspace path is assumed to be C:\Xilinx \Key\_Revocation\_Lab.

3. Select File > New > Application Project.

The New Project dialog box opens.

- 4. Enter the project details in the Application Project window.
  - Project name: fsbl\_a53
  - Use default location: enable checkbox
  - OS Platform: Standalone

# **E** XILINX<sub>®</sub>

- Select ZCU102\_hw\_platform (pre-defined) for Hardware Platform
- Select psu\_cortex53\_0 processor for Processor
- Select **C** for Language
- Select 64-bit for Complier
- Select No for Hypervisor Guest
- Select Create New for Board Support Package
- Enter fbsl\_a53\_bsp for Board Support Package

New Project		— 🗆 X
Application Projec Create a managed m	t ake application project.	G
Project name: fsbl a	53	
		7
Use default location		D
Choose file	system: default	Bīowse
OS Platform: standa	lone	~
Target Hardware		
Hardware Platform:	ZCU102_hw_platform(pre-defined)	∨ N <u>e</u> w
Processor:	psu_cortexa53_0	~
Target Software		
Compiler:	64-bit 🗸	
Hypervisor Guest:	No 🗸	
Board Support Packa	ge: <u>Create New</u> fsbl_a53_bsp	
	○ <u>U</u> se existing	$\sim$
?	< Back Next >	Einish Cancel

5. Click Next.

The Templates window opens.

6. Select Zynq MP FSBL.



New Project	- D X
Templates	G
Create one of the available templat project.	tes to generate a fully-functioning application
Available Templates:	
Empty Application Hello World IwIP Echo Server IwIP TCP Perf Client IwIP TCP Perf Server IwIP UDP Perf Server Memory Tests Peripheral Tests Zyng MP DRAM tests Zyng MP FSBL	First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists) and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset. It supports multiple partitions, and each partition can be a code image or a bit stream.
⑦ < <u>B</u> ack	<u>N</u> ext > <u>F</u> inish Cancel

7. Click Finish.

SDK creates the BSP and an FSBL application. It might take a moment for the SDK to compile and create the FSBL and BSP.

*Note*: In this example, the application name fsbl\_a53 is to identify that the FSBL is targeted for APU (the Arm Cortex-A53 core).

### Modify BSP to Include XilSkey Library

Programming eFUSEs requires the XilSkey librar. Therefore, it is necessary to modify the board support package (BSP) settings to include the XilSkey library.

1. Expand fsbl\_a53\_bsp in the Project Explorer of the SDK window.

- 2. Click system.mss.
- 3. Click Modify this BSP's Settings.



4. Select the **xilskey** checkbox.

Board Support Package Settings



Board Support Package Settings

Control various settings of your Board Support Package.

and the second	fsbl_a53_bsp			
<ul> <li>standalone</li> </ul>	OS Type: stand	alone	Standalone is a simple, low-level software layer	r. It provides access to basic
vilsecure	7.0	7	processor features such as caches, interrupts an	d exceptions as well as the basic
v drivers	OS Version:		features of a hosted environment, such as stand	ard input and output, profiling,
psu cortexa53 0			abort and exit.	
	Hardware Specifi	cation: C:\Xil	inx\Key_Revocation_Lab\ZCU102_hw_platform\sys	stem.dsa
	Processor:	psu c	ortexa53 0	
	Check the box ne	ext to the libr	aries you want included in your Board Support Pa	ckage. You can configure the librar
	in the navigator	on the left.		and genrou can configure the nord
	Name	Version	Description	
	libmetal	2.0	Libmetal Library	
	_ lwip211	1.0	lwip211 library: lwIP (light weight IP) is an	
	✓ xilffs	4.1	Generic Fat File System Library	
	xilflash	4.6	Xilinx Flash library for Intel/AMD CFI com	
	🗌 xilfpga	5.0	XiIFPGA library provides an interface to th	
	_ xilisf	5.13	Xilinx In-system and Serial Flash Library	
	xilloader	1.0	Xilinx Versal Platform Loader Library	
	xilmailbox	1.0	Xilinx IPI Mailbox Library	
	_ xilplmi	1.0	Xilinx versal Platform Loader and Manage	
	🔽 xilpm	2.5	Power Management API Library for Zynq	
	✓ xilsecure	4.0	Xilinx Secure Library provides interface to	
	🔽 xilskey	6.7	Xilinx Secure Key Library supports progra	

5. Click OK.

Before proceeding, wait for the BSP to sucessfully re-generate. The re-generated BSP has the required APIs to support the eFUSE programming needed for this lab exercise.

*Note*: In the BSP settings window, the version of standalone OS type and XilSkey might be different based on the XSDK version being used. This application note was developed using XSDK 2019.1.

## Create a Lab Application for the Arm Cortex-A53 based APU

Now that the FSBL is created and the BSP has been modified to support this exercise, create an empty bare-metal application targeted for an Arm Cortex-A53 Core 0. This application will be modified using source files to create an application for showing Zynq UltraScale+ Key Revocation.

Note: This application is referred to as a lab application throughout the document.

1. Select File  $\rightarrow$  New  $\rightarrow$  Application Project.

The New Project dialog box opens.

- 2. Set project details in the Figure 2:
  - Project name: key\_revocation\_lab
  - Enable Use default location checkbox
  - OS Platform: Standalone
  - Hardware Platform: ZCU102\_hw\_platform (pre-defined)
  - Processor: psu\_cortex53\_0 processor
  - Language: C
  - Compiler: 64-bit
  - Hypervisor Guest: No
  - Board Support Package: Use existing
  - Select fsbl\_a53\_bsp from the drop-down menu

### Figure 2: Application Project Window

New Project				
Application Project				T.G.
Create a managed ma	ake application proje	ect.		
Project name: key_rev	vocation_lab			
Use default location	on			
Location: C:\Xilinx\Ke	ey_Revocation_Lab\k	ey_revocation_la	b	B <u>r</u> owse
Choose file s	system: default 🗸			
OS Platform: standa	lone			~
Target Hardware				
Hardware Platform:	ZCU102_hw_platform	m		~ N <u>e</u> w
Processor:	psu_cortexa53_0			~
Target Software				
Language:	●C ○C++			
Compiler:	64-bit	~		
Hypervisor Guest:	No	~		
Board Support Packa	ge: O <u>C</u> reate New	key_revocation	n_lab_bsp	
	Use existing	fsbl_a53_bsp		~
?	< <u>B</u> ack	<u>N</u> ext >	<u>F</u> inish	Cancel

3. Click Next.

**XILINX**<sub>®</sub>

The Template window opens.

4. Select Empty Application.



C project.
C project.
C project.
~

5. Click Finish.

The SDK creates the empty application named key\_revocation\_lab.

After a bare-metal application is generated, C source files key\_revocation\_lab\_main.c and key\_revocation\_lab\_utils.c and header files key\_revocation\_lab\_main.h and key\_revocation\_lab\_utils.h must be imported to create the lab application for eFUSE programming. These files can be found in C:\Xilinx\Key\_Revocation\_Lab \enhanced\_key\_revocation\_lab\_files.

*Note*: Files must be extracted in C:\Xilinx. If they are extracted elsewhere, the extracted files can be found in that location.

- 1. Expand key\_revocation\_lab.
- 2. Select Import.

# **E** XILINX<sub>®</sub>



- 3. Expand the **General** folder of the import wizard.
- 4. Select File System.
- 5. Click Next.

		$\times$
Select		
Import resources from the local file system into an existing project.	L	
Select an import wizard:		
type filter text		
<ul> <li>General</li> <li>Archive File</li> <li>Existing Projects into Workspace</li> <li>File System</li> <li>Preferences</li> <li>Projects from Folder or Archive</li> <li>C/C++</li> </ul>		
> 🦢 Git > 🗁 Install		~

- 6. Browse to C:\Xilinx\Key\_Revocation\_Lab \enhanced\_key\_revocation\_lab\_files.
- 7. Select the following files:
  - key\_revocation\_lab\_main.c
  - key\_revocation\_lab\_main.h
  - key\_revocation\_lab\_utils.c
  - key\_revocation\_lab\_utils.h

From directory: C:\Xilinx\enhanced_key_revocation	_lab_files v	B <u>r</u> owse
enhanced_key_revocation_lab_files	hash_ppk0.txt hash_ppk1.txt key_revocation_lab_main.c key_revocation_lab_main.h key_revocation_lab_utils.c key_revocation_lab_utils.h psk0.pem	
Filter <u>Types</u> <u>S</u> elect All <u>D</u> eselect	AII	
Into folder: key_revocation_lab/src		Bro <u>w</u> se
Options <ul> <li>Overwrite existing resources without warning</li> <li>Create top-level folder</li> </ul>		

- 8. Click Finish.
- 9. Open key\_revocation\_lab\_main.h.
- 10. Set the value of macro WRITE\_EFUSES to TRUE.
- 11. Save the file.

**Note:** The default value of the **WRITE\_EFUSES** macro is **FALSE**. If the value of this macro is false, no eFUSE is programmed, however, you are still able to execute all the eFUSE programming steps listed in the later sections of this application note without modifying/programming them. You are encouraged to first have a basic understanding of the tutorial user interface (UI) by setting the value to **FALSE** (i.e., skip Step 6 above). This allows you to become familiar with the lab application UI without programming any of the eFUSEs, which is helpful because eFUSE programming is irreversible.

- 12. Right-click on the project.
- 13. Select Clean Project.
- 14. Right-click on the project.
- 15. Select Build Project.

Note: Ensure there are no build errors.

With the lab application ready, the next step is to create a BI and load the application on the ZCU102 board.

### **Download and Run Lab Application**

### **Generate Boot Image**

Next step is to create a boot image (BI) to boot the FBSL and lab application generated in previous sections via SD card boot mode.

A BI is generated using a BIF file and the Bootgen tool (see UG1283).

Note: BI uses the FSBL and lab application ELF files generated in previous sections.

1. Create a non\_secured.bif file in
C:\Xilinx\enhanced\_key\_revocation\_lab\_files with the following contents:

```
//arch = zynqmp; split = false; format = BIN
the_ROM_image:
{
    [fsbl_config]a53_x64
    [bootloader] C:\Xilinx\Key_Revocation_Lab\fsbl_a53\Debug\fsbl_a53.elf
    [destination_cpu = a53-0] C:\Xilinx\Key_Revocation_Lab
\key_revocation_lab\Debug\key_revocation_lab.elf
}
```

2. Click Save.

*Note*: In this application note C:\Xilinx\Key\_Revocation\_Lab has been used as an XSDK workspace location. If any other workspace location is used, the BIF file contents need to be modified accordingly.

- 3. Generate a BI named BOOT.bin using the non\_secured.bif file:
  - a. Launch a Windows CMD prompt and cd to the directory containing the BIF file, in this case cd C:\Xilinx\enhanced\_key\_revocation\_lab\_files.
  - b. Run the bootgen command as bootgen -image non\_secured.bif -r -o BOOT.bin -arch zynqmp -w on.

**Note:** The Windows system PATH variable needs to point to the bootgen too or xsct can be launched and used instead. See *Xilinx Software Command-Line Tool (XSCT) Reference Guide* (UG1208).

A BOOT.bin file is created in C:\Xilinx\enhanced\_key\_revocation\_lab\_files. This is the BI that must be loaded onto the device.

## **Run Boot Image**

1. Set dip switch SW6 of the ZCU102 board for SD Card Boot Mode (1=ON; 2, 3, 4=OFF).



- 2. Copy the BOOT.BIN to the SD Card.
- 3. Insert the BOOT.BIN in the SD card slot.
- 4. Connect the UART cable.

*Note*: The UART cable is connected between the ZCU102 board and computer.

5. Open any terminal window.

Note: Tera Term is the terminal window used in this example.

6. Connect to the COM port (115200,8, none,1).

*Note*: In the following image the COM port has been assigned as COM3. It might be different depending on the setup. Use the Windows device manager utility to identify the correct the COM port to be connected for UART output of the ZCU102 board.

# **E** XILINX<sub>®</sub>

a Term: Serial port setup			×
Port:	СОМЗ	~	ок
Baud rate:	115200	~	
Data:	8 bit	~	Cancel
Parity:	none	~	
Stop:	1 bit	~	Help
Flow control:	none	~	
Transmit dela	y c/char 0	mse	ec/line

7. Power on the board.

The UI of the lab application is displayed on the serial terminal, as shown in the following image.



WARNING: RSA authentication has not been yet enabled in the device, this is a non-secure boot! Choose option 'f' from the UI to program RSA auth after you have PPK eFUSE programmed. CAUTION: WRITE_EFUSES Macro is set to TRUE, eFUSEs WILL be programmed! Please make a selection: f = Force RSA always authentication p = PPK Hash Programming i = PPK Revocation r = SPK Revocation s = Print eFUSE Status g = Quit		daptable. Intelligent. yng« UltraScale+ MPSoC ley Revocation Demonstration Application inhanced Key Revocation Lab - Version 1.0
CAUIION: WRITE_EFUSES Macro is set to IRUE, eFUSEs WILL be programmed? Please make a selection: f = Force RSA always authentication p = PPK Hash Programming i = PPK Revocation r = SPK Revocation s = Print eFUSE Status q = Quit	WARNING: RSA Choose option	authentication has not been yet enabled in the device, this is a non-secure boot! 'f' from the UI to program RSA auth after you have PPK eFUSE programmed.
->	CRUIION: WRIT Please make a f = Force RS p = PPK Hash i = PPK Revo r = SPK Revo s = Print eF q = Quit	E_EFUSES Macro is set to IRUE, eFUSEs WILL be programmed? selection: A always authentication Programming cation cation VSE Status

Getting a display on the serial terminal means that the SDK and lab application setup was correct. The selection menu in the following screen capture is referred to as main menu throughout this application note. Refer to Menu Options for more information on the UI.

*Note*: This is non-secured boot. The device has not been provisioned for secure boot. This is done in the upcoming sections, which involves programming eFUSEs using the lab application UI.

 $\diamondsuit$ 

**IMPORTANT!** The lab application UI prints a WARNING message that the boot was non-secure. It also notifies you that the WRITE\_EFUSES macro is set to TRUE (eFUSE programming enabled).

## Program the PPK0 and PPK1 Digest eFUSEs

### **Program the PPK0 eFUSE**

Programming the PPK eFUSEs is the first step in securing the ZCU102 device (also referred to as device provisioning). In the Zynq UltraScale+ MPSoC, there are two PPK eFUSES – 0 and 1. In this section both the PPKO eFUSES are programmed with SHA3-384 hashes of pre-generated pem files. See Reference Design for the pem file.

For this task, we are using the non-secure BI generated in Generate Boot Image.

- 1. Power cycle the board.
- 2. Select **p** = **PPK Hash Programming** from the main menu.

A summary of eFUSEs is printed for reference.

- 3. Enter y to confirm PPK programming.
- 4. Enter **0** to program PPKO.
- 5. Copy and paste the following PPKO hash value into the prompt:

```
79F08C4EB1AAF60CB5A655445657C03CF76022444364F490822E87474764FE892AD8FBB38CB486536CB3151C3D45B040
```

*Note*: The corresponding pem file for the hash in step 4 is named psk0.pem. It is provided with this application note and required to generate the secure BI in later sections.

*Note*: It is recommended to copy the provided PPKO hash value to a notepad first to make sure there are no line breaks and ensure the value copied to clipboard is correct before pasting it to the application prompt.

6. Enter y to confirm PPKO programming.

# **E** XILINX<sub>®</sub>

Adaptable. Intelligent. Zyng« UltraScale+ MPSoC Key Revocation Demonstration Application Enhanced Key Revocation Lab - Version 1.0
WARNING: RSA authentication has not been yet enabled in the device, this is a non-secure boot! Choose option 'f' from the UI to program RSA auth after you have PPX eFUSE programmed.
CAUTION: WRITE_EFUSES Macro is set to TRUE, eFUSEs WILL be programmed!
Please make a selection: f = Force RSA always authentication p = PPK Hash Programming i = PPK Revocation r = SPK Revocation s = Print eFUSE Status q = Quit -> p
Current eFUSEs Status:
PPX0 hash: 000000000000000000000000000000000000
PPK1 hash: 000000000000000000000000000000000000
User0 Fuse: 00000000 User1 Fuse: 00000000 User2 Fuse: 00000000 User3 Fuse: 00000000 User5 Fuse: 00000000 User5 Fuse: 00000000 User7 Fuse: 00000000
List of revoked key(s) using ZU+ Enhanced Key Revocation: <none></none>
SPX ID for ZU+ Key Revocation: 00000000
RSA always authentication is disabled
PPX0 usage is valid! PPX1 usage is valid!
Are you sure you want to program the PPK eFUSE? y/n -> y
Programming PPK Hash eFUSE
Which PPK you want to program - 0 for Zero and 1 for One -> 0
Enter PPK0 Hash value in hex
79F08C4EB1AAF60CB5A655445657C03CF76022444364F490822E87474764FE892AD8FBB38CB486536CB3151C3D45B040
Entered PPN0 Hash is: 79F08C4EB1AAF60CB5A655445657C03CF76022444364F490822E87474764FE892AD8FBB38CB486536CB3151C3D45B040
Are you sure you want to program the entered hash to PPKO eFUSE? THIS IS YOUR LAST CHANCE!! y/n -> y
Validation of the hex input of PPK0 hash is successful, programming the PPK0 eFUSE!!

7. Enter any key to return to the main menu.

### **Program the PPK1 eFUSE**

Programming the PPK eFUSEs is the first step in securing the ZCU102 device (also referred to as device provisioning). In the Zynq UltraScale+ MPSoC, there are two PPK eFUSES: - 0 and 1. In this section, the PPK1 eFUSE is programmed with SHA3-384 hashes of pre-generated pem files. See Reference Design for the pem file.

After programming the PPK0 eFUSE, program the PPK1 eFuse:

1. Select **p** = **PPK Hash Programming** from the main menu.

A summary of eFUSEs is printed by default for reference.

- 2. Enter y to confirm PPK programming.
- 3. Enter **1** to program PPK1.
- 4. Copy and paste the following PPK1 hash value into the prompt:

B6F6ED3FB41797234772BF1131AD91E012C66C7D75F2BB6508117FD518421EAD7359D0028 1284026E2316EB53D384A0D

*Note*: The corresponding pem file for the PPK1 hash is named psk1.pem (see Reference Design.

*Note*: It is recommended to copy the provided PPK1 hash value to a notepad first to make sure there are no line breaks and ensure the value copied to clipboard is correct before pasting it to the application prompt.

5. Enter y to confirm PPK1 programming.



... Adaptable. Intelligent. Zyng« UltraScale+ MPSoC Key Revocation Demonstration Application Enhanced Key Revocation Lab - Version 1.0 WARNING: RSA authentication has not been yet enabled in the device, this is a non-secure boot! Choose option 'f' from the UI to program RSA auth after you have PPK eFUSE programmed. CAUTION: WRITE\_EFUSES Macro is set to TRUE, eFUSEs WILL be programmed! Please make a selection: f = Force RSA always authentication p = PPK Hash Programming i = PPK Revocation r = SPK Revocation s = Print eFUSE Status q = Quit -> p Current eFUSEs Status: User8 Fuse: 00000000 User1 Fuse: 00000000 User2 Fuse: 00000000 User3 Fuse: 00000000 User4 Fuse: 00000000 User5 Fuse: 00000000 User6 Fuse: 00000000 User7 Fuse: 00000000 List of revoked key(s) using ZU+ Enhanced Key Revocation: (None) SPK ID for ZU+ Key Revocation: 00000000 RSA always authentication is disabled PPKØ usage is valid! PPK1 usage is valid! Are you sure you want to program the PPK eFUSE? y/n -> y Programming PPK Hash eFUSE... Which PPK you want to program - 0 for Zero and 1 for One -> 1 Enter PPK1 Hash value in hex... 86F6ED3FB41797234772BF1131AD91E012C66C7D75F2B86508117FD518421EAD7359D00281284026E2316EB53D384A0D Entered PPK1 Hash is: B6F6ED3FB41797234772BF1131AD91E012C66C7D75F2BB6508117FD518421EAD7359D00281284026E2316EB53D384A0D Are you sure you want to program the entered hash to PPK1 eFUSE? THIS IS YOUR LAST CHANCE!! y/n -> y Validation of the hex input of PPK1 hash is successful, programming the PPK1 eFUSE!!

**Note:** After successfully programming the eFUSE the status is printed by default. Because the eFUSE programming is irreversible, this is for reference. The eFUSE status is also printed in case an error is encountered during programming eFUSEs.

6. Enter any key to return to the main menu.

## Program the RSA\_EN eFUSE

## **Forcing RSA Authentication**

After successfully programming both PPK eFUSES, the device is ready for secure-only boot and the RSA\_EN eFUSE needs to be programmed.

- 1. Power cycle the board.
- 2. Open the main menu.
- 3. Press s to select s = Print eFUSE Status.
- 4. Compare the PPKO and PPK1 hash values displayed on the serial terminal along with the two hashes provided in Program the PPKO and PPK1 Digest eFUSEs. The values should match.



- 6. Select **f** = **RSA** always authentication.
- 7. Enter **y** to confirm.

- 8. Verify the PPK hash values.
- 9. Enter y to program the RSA\_EN eFUSE.

*Note*: The eFUSE should be programmed successfully, as shown in the following image.



## **Verification of Device Provisioning**

After successfully programming the PPK eFUSEs and the RSA\_EN eFUSE, verify that secure only boot and device provisioning have been enabled successfully, i.e., non-secured BI does not load on the programmed board.

1. Push the **POR\_B** button on the board or power cycle the board.



**Note:** Pushing **POR\_B** or power cycling resets the board, forcing a reload of the BI. However, it is expected that the FSBL and lab application in the BI will fail to load.

When the board comes online there is no output on the serial terminal, and both the FSBL and the lab application fail to load. In addition, the PS\_ERR\_OUT LED glows red, as shown in the following image.

Note: It takes up to 30 seconds for the LED light to turn on.



**Note:** This change in boot behavior is permanent. Therefore, only the authenticated BI will boot on the ZCU102 device where the eFUSE programming was done. Generating a Secure Boot Image and Booting the Secured ZCU102 Device details how to generate a secured BI using the provided pem files.

# Generating a Secure Boot Image and Booting the Secured ZCU102 Device

A new BI containing the pem files must be generated for booting the lab application on the secured ZCU102 device.

1. Create a new BIF file named secured.bif with the following content:

```
//arch = zynqmp; split = false; format = BIN
the_ROM_image:
{
    [pskfile]C:\Xilinx\enhanced_key_revocation_lab_files\psk0.pem
    [sskfile]C:\Xilinx\enhanced_key_revocation_lab_files\ssk0.pem
    [auth_params]spk_id = 0x00000000; ppk_select = 0; spk_select = spk-
efuse
    [fsbl_config]a53_x64
    [bootloader, authentication = rsa] C:\Xilinx\Key_Revocation_Lab
\fsbl_a53\Debug\fsbl_a53.elf
    [authentication = rsa, destination_cpu = a53-0] C:\Xilinx
\Key_Revocation_Lab\key_revocation_lab\Debug\key_revocation_lab.elf
}
```

2. Generate a secured BOOT.BIN using the bootgen command:

bootgen -image secured.bif -r -o BOOT.bin -arch zynqmp -w on

- 3. Copy the new BOOT.BIN to the SD card.
- 4. Power on the board.

**Note:** In the serial terminal output, the lab application UI appears, which indicates that with the new BI, the FSBL and lab application have loaded successfully, as shown in the following image.

```
daptable. Intelligent.
yng« UltraScale+ MPSoC
                    Revocation Demonstration Application
Inced Key Revocation Lab - Version 1.0
                 hanced
 his device has been booted securely!
CAUTION: WRITE_EFUSES Macro is set to TRUE, eFUSEs WILL be programmed!
   ease make a selection:

= PPK Hash Programming

= PPK Revocation

= SPK Revocation

= Print eFUSE Status

= Quit
 q
 -> s
Current eFUSEs Status:
PPKØ hash: 79F08C4EB1AAF60CB5A655445657C03CF76022444364F490822E87474764FE892AD8FBB38CB486536CB3151C3D45B040
PPK1 hash: B6F6ED3FB41797234772BF1131AD91E012C66C7D75F2BB6508117FD518421EAD7359D00281284026E2316EB53D384A0D
       Fuse: 00000000
               00000000
       Fuse:
 ser1
lser2
       Fuse:
              00000000
 ser3
      Fuse:
Fuse:
              00000000
 ser4
      Fuse:
              00000000
      Fuse:
Fuse:
              00000000
List of revoked key(s) using ZU+ Enhanced Key Revocation: <None>
SPK ID for ZU+ Key Revocation: 00000000
RSA always authentication is enabled
Press any key to continue...[]
```

*Note*: In the main menu there is a line of text that says "This device has been booted securely!" confirming secured boot of the ZCU102 device.

*Note*: If a device is securely booted, the option **f** = **force RSA always authentication** is not seen in the main menu.

**Note:** In this example the lab application uses the PPKO eFUSE and the default SPK ID  $0 \times 0000000$  (SPK eFUSE has not been programmed with any value) for authenticating both the FSBL and the lab application.

### Zynq UltraScale+ Standard Key Revocation

### **Program SPK ID eFUSE**

Generating a Secure Boot Image and Booting the Secured ZCU102 Device demonstrates how to generate a secure BI. The generated BI uses SPK ID as  $0 \times 00000000$  (default) for the FBSL and the lab application. To make the device and booting process more secure this value must be changed. Perform the following steps to change the SPK ID to  $0 \times 00000001$ .

**Note:** An SPK ID of 0x0000001 is used to minimize irreversible programming of the SPK eFUSE because it is the least significant bit. For more practical purposes, the SPK eFUSE can have any value between 0x00000001 and 0xFFFFFFFF.

- 1. Power cycle the board using BOOT.bin.
- 2. Select **r = SPK Revocation** from the main menu.

3. Select **s** = **Revoking keys by programming SPK eFUSE** from the sub-menu.

The current SPK ID value is displayed.

- 4. Enter 00000001 for the new SPK ID.
- 5. Enter **y** to confirm SPK eFUSE programming.



- 6. Select **s** = **Print eFUSE Status** from the main menu.
- 7. View the new SPK ID.

Verify the correct SPK ID was programmed. The new SPK ID value should be 00000001.

8. Power cycle the board.



The FSBL and lab application fail to load and the PS\_ERR\_OUT LED glows red, as previously shown.

*Note*: In this application note, failure to load the BI is purposefully done to show that our security mechanism is working.

A failure of the current BI to load on the device indicates that SPK ID revocation worked. Because the current BI uses the SPK ID of the eFUSE as  $0 \times 00000000$  (default) and the new value of SPK ID in the device is  $0 \times 0000001$ , the boot is expected to fail. A new BI with the SPK ID set to  $0 \times 0000001$  must be generated for a successful boot.

- 1. Modify the secured.bif file generated in Generating a Secure Boot Image and Booting the Secured ZCU102 Device.
  - a. Change the **spk\_id** value in the BIF file to 0x0000001 (hex value for 32-bit eFUSE).
  - b. Save the modified file and name it secured\_mod.bif.

```
//arch = zynqmp; split = false; format = BIN
the_ROM_image:
{
    [pskfile]C:\Xilinx\enhanced_key_revocation_lab_files\psk0.pem
    [sskfile]C:\Xilinx\enhanced_key_revocation_lab_files\ssk0.pem
    [auth_params]spk_id = 0x00000001; ppk_select = 0; spk_select = spk-
efuse
    [fsbl_config]a53_x64
    [bootloader, authentication = rsa]C:\Xilinx\Key_Revocation_Lab
\fsbl_a53\Debug\fsbl_a53.elf
    [authentication = rsa, destination_cpu = a53-0]C:\Xilinx
\Key_Revocation_Lab\key_revocation_lab\Debug\key_revocation_lab.elf
}
```

2. Generate a new secured BOOT.bin using the bootgen command:

bootgen -image secured\_mod.bif -r -o BOOT.bin -archzynqmp - w on

- 3. Copy the new BOOT.BIN to the SD card.
- 4. Power on the board.

Both the FSBL and the lab application should load successfully. The lab UI main menu displays on the serial terminal.

Note: SPK ID0x0000001 should be used for BI generation targeted on the programmed ZCU102 device (unless changed to something else).

## Zynq UltraScale+ Enhanced Key Revocation

### **Program User eFUSE**

The SPK eFUSE is 32-bits, therefore there are only 32 possible revocations when using the Zynq UltraScale+ MPSoC standard key revocations. Another limitation is that user partitions must share the same SPK ID with the FSBL. In the current example, the lab application and FSBL both have the SPK ID at 0000001. To overcome this, there is Zynq UltraScale+ MPSoC Enhanced Key Revocation, which allows different SPK IDs across multiple user partitions using User eFUSES.

*Note*: The FSBL must always use SPK eFUSE for SPK ID. Zynq UltraScale+ MPSoC enhanced key revocation can only be used for user applications/partitions.

In this section, a new BI is first generated, which uses User eFUSE SPK ID 1 for the lab application. With the new BI successfully loaded, SPK ID 1 is revoked using lab UI, which leads to failure in loading of the lab application when the board is re-booted. A new SPK ID is then assigned to the lab application (in the BIF file) and a new BI is generated and loaded into the device to verify successful loading of the user application (lab application) with the new SPK ID.

**Note:** Zynq UltraScale+ MPSoC standard key revocation uses hexadecimal value of 32-bit SPK eFUSE. However, Zynq UltraScale+ MPSoC enhanced key revocation needs key decimal numbers between 1–255.

- 1. Create a new BIF file.
- 2. Enter file name secured\_eKeyR.bif with the following contents:

```
//arch = zynqmp; split = false; format = BIN
the_ROM_image:
{
    [pskfile]C:\Xilinx\enhanced_key_revocation_lab_files\psk0.pem
    [auth_params]ppk_select = 0
    [fsbl_config]a53_x64
    [bootloader, authentication = rsa, spk_select = spk-efuse, sskfile =
C:\Xilinx\enhanced_key_revocation_lab_files\ssk0.pem, spk_id =
0x00000001]C:\Xilinx\Key_Revocation_Lab\fsbl_a53\Debug\fsbl_a53.elf
    [authentication = rsa, destination_cpu = a53-0, spk_select = user-
efuse, sskfile = C:\Xilinx\Key_Revocation_Lab\key_revocation_lab_files\ssk1.pem,
spk_id = 1]C:\Xilinx\Key_Revocation_Lab\key_revocation_lab\Debug
\key_revocation_lab.elf
}
```

**Note:** The SPK-select field of the the BIF file determines which revocation method is being used. The values for this field can be **spk-efuse** (Zynq UltraScale+ MPSoC standard key revocation) or **user-efuse** (Zynq UltraScale+ MPSoC enhanced key revocation). In the secured\_eKeyR.bif file, the SPK-eFUSE value is used for the FSBL SPK-select field and the user-eFUSE value is used for the corresponding lab application field.

*Note*: In the secured\_eKeyR.bif file, ssk0.pem file is used for the FSBL and ssk1.pem file is used for the lab application.

3. Generate a new secured BI BOOT.bin using the bootgen command:

bootgen -image secured\_eKeyR.bif -r -o BOOT.bin -arch zynqmp -w on

- 4. Select a new BI and copy it to the SD card.
- 5. Power on the board.

The lab application loads successfully and the main menu displays.

Note: SPK ID 1 for the lab application was successful because it has not been revoked yet.

- 6. Select **r** = SPK Revocation from the main menu.
- 7. Select **u** = **Revoking keys** by programming User eFUSEs from the sub-menu.
- 8. Set **001** as the SPK ID to be revoked.
- 9. Set y to confirm.

*Note*: The tool expects an integer value between 1 – 256. The SPK ID must be entered as three digits (i.e., for 1 enter 001, for 32 enter 032, and for 150 enter 150.

Adaptable. Intelligent. Zyng« UltraScale+ MPSoC Key Revocation Demonstration Application Enhanced Key Revocation Lab - Version 1.0
This device has been booted securely!
CAUTION: WRITE_EFUSES Macro is set to TRUE, eFUSEs WILL be programmed!
Please make a selection: p = PPK Hash Programming i = PPK Revocation r = SPK Revocation s = Print eFUSE Status q = Quit -> r
Current eFUSEs Status:
PPKØ hash: 79FØ8C4EB1AAF6ØCB5A655445657CØ3CF76Ø22444364F49Ø822E87474764FE892AD8FBB38CB486536CB3151C3D45BØ4Ø
PPK1 hash: B6F6ED3FB41797234772BF1131AD91E012C66C7D75F2BB6508117FD518421EAD7359D00281284026E2316EB53D384A0D
User8 Fuse: 00000000 User1 Fuse: 00000000 User2 Fuse: 00000000 User3 Fuse: 00000000 User4 Fuse: 00000000 User5 Fuse: 00000000 User7 Fuse: 00000000 User7 Fuse: 00000000
List of revoked key(s) using ZU+ Enhanced Key Revocation: <none></none>
SPK ID for ZU+ Key Revocation: 00000001
RSA always authentication is disabled
PPKO usage is valid! PPK1 usage is valid!
Revoking Keys Please make a selection:
u = Revoking keys by programming User eFUSEs (ZU+ Enhanced Key Revocation) s = Revoking keys by programming SPK eFUSE (ZU+ Key Revocation) u / s -> u
Revoking using ZU+ Enhanced Key Revocation
Enter User-eFUSE SPK ID between 1 - 256 to be revoked For example to enter 1 enter as 001, to enter 32 enter as 032 and to enter 160 enter as 160
User SPK ID: 001 User-eFUSE SPK ID to be revoked is 1 , enter y to continue -> y
Current status of User-eFUSE0 is 00000000 After programming User-eFUSE0 value will be 00000001, do you want to continue? y/n -> y
Validation of hex input for programming eFUSE is successful, programming User-eFUSE0??
Selected eFUSE has been written successfully

The UI prints out the current SPK ID and the one it will be changed to.

10. Enter **y** to reconfirm the eFUSE programming.

Verify that the user eFUSE was successfully programmed.

11. Select **s** = **Print eFUSE Status** from the main menu.

**Note:** In the status for **UserO eFUSE**, the new value should be printed (i.e., **00000001**) and in the list of revoked keys, 1 will be listed among the revoked keys.

12. Power cycle the board.

The serial terminal shows that the FBSL loads, but the lab application fails to load. In addition, the PS\_ERR\_OUT LED glows red. This verifies that revocation of SPK ID 1 worked because in the current BI, the lab application uses SPK ID 1 (User eFUSE) which has been successfully revoked restricting its further usage.

*Note*: It takes up to 30 seconds for the LED light to light up.

Note: In the programmed ZCU102 board, no user application can use the revoked user-eFUSE SPK ID 1.

With SPK ID 1 revoked, the lab application now must use a different SPK ID between 2-256 for a successful boot. In the following steps, the BIF file is modified with a new value for the lab application SPK ID, which will be 2.

- 1. Select secured\_eKeyR.bif.
  - a. Set **spk\_id** field value from 1 to 2.
  - b. Save the file as secured\_eKeyR\_mod.bif.

```
//arch = zynqmp; split = false; format = BIN
the_ROM_image:
{
    [pskfile]C:\Xilinx\enhanced_key_revocation_lab_files\psk0.pem
    [auth_params]ppk_select = 0
    [fsbl_config]a53_x64
    [bootloader, authentication = rsa, spk_select = spk-efuse, sskfile
= C:\Xilinx\enhanced_key_revocation_lab_files\ssk0.pem, spk_id =
0x00000001]C:\Xilinx\Key_Revocation_Lab\fsbl_a53\Debug\fsbl_a53.elf
    [authentication = rsa, destination_cpu = a53-0, spk_select = user-
efuse, sskfile = C:\Xilinx\Key_Revocation_Lab\ssk1.pem, spk_id =
2]C:\Xilinx\Key_Revocation_Lab\key_revocation_lab\Debug
\key_revocation_lab.elf
}
```

2. Generate a new secured BOOT.bin Bl using the bootgen command:

bootgen -image secured\_eKeyR\_mod.bif -r -o BOOT.bin -arch zynqmp -w on

- 3. Copy the new BOOT.BIN BI to the SD card.
- 4. Power on the board.

Both the FSBL and lab application load successfully. User eFUSE SPK ID 2 for the lab application works because that key has not been revoked.

# **PPK0** Revocation

# Program PPK0\_INVLD eFUSE

Due to security concerns such as losing or compromising the PSK, there might be a situation where usage of a PPK eFUSE must be revoked. This is a one-time operation (i.e., after a PPK – 0 or 1 is revoked it cannot be undone). Therefore, excercise caution while using this feature. Revoking both the PPKs or having an un-revoked/programmed PPK and not having the corresponding key/pem file leads to bricking of the board (provided the RSA always enable eFUSE is already programmed).



 $\bigstar$ 

**IMPORTANT!** DO NOT revoke a PPK unless the other one is programmed or there will be no way to boot the device.

Because both PPKO and PPK1 have been programmed, this section demonstrates how to invalidate the use of PPKO as a PPK revocation example. After successful revocation, booting fails if the BI attempts to use PPKO. Changing the BIF file to use PPK1 successfully boots the device.

This task demonstrates how to invalidate the use of PPKO as a PPK revocation example.

1. Select **i** = **PPK Revocation** from the main menu.

The status of eFUSEs is displayed for reference. Verify in the printed status that both PPK0 and PPK1 are valid.

2. Enter y to proceed with PPK revocation.

The status of PPK0 and PPK1 is printed for reference.

- 3. Enter **0** for revoking PPK0.
- 4. Enter y to confirm.

Confirmation of successful eFUSE programming is printed in the UI, as shown in the following figure.



# **E** XILINX<sub>®</sub>

Intelligent Adaptable. Zyng« UltraScale+ MPSoC Key Revocation Demonstration Application Enhanced Key Revocation Lab - Version 1.0 This device has been booted securely! CAUTION: WRITE\_EFUSES Macro is set to TRUE, eFUSEs WILL be programmed! Please make a selection: p = PPK Hash Programming i = PPK Revocation r = SPK Revocation s = Print eFUSE Status q = Quit -> i Current eFUSEs Status: PPKØ hash: 79F08C4EB1AAF60CB5A655445657C03CF76022444364F490822E87474764FE892AD8FBB38CB486536CB3151C3D45B046 PPK1 hash: B6F6ED3FB41797234772BF1131AD91E012C66C7D75F2BB6508117FD518421EAD7359D00281284026E2316EB53D384A0D User0 Fuse: User1 Fuse: 00000001 00000000 User2 Fuse: 00000000 User3 Fuse: 00000000 User4 Fuse: 00000000 User5 Fuse: User6 Fuse: User7 Fuse: 00000000 00000000 00000000 List of revoked key(s) using ZU+ Enhanced Key Revocation: 1 SPK ID for ZU+ Key Revocation: 00000001 RSA always authentication is enabled PPKØ usage is valid! -----PPK1 usage is valid! Are you sure you want to revoke PPK 0/1 eFUSE? y/n -> y Revoking PPK eFUSE... The PPK eFUSE values are: PPKØ hash: 79F08C4EB1AAF60CB5A655445657C03CF76022444364F490822E87474764FE892AD8FBB38CB486536CB3151C3D45B040 PPK1 hash: B6F6ED3FB41797234772BF1131AD91E012C66C7D75F2BB6508117FD518421EAD7359D00281284026E2316EB53D384A0D Which PPK you want to revoke - 0 for Zero and 1 for One -> 0 Are you sure you want to permanently invalidate usage of PPK0? y∕n −> y Revoking PPK0 ... Selected eFUSE has been written successfully

Note: It takes up to 30 seconds for the LED to light up.

5. Power cycle the board.

*Note*: Both the FSBL and lab application do not load because the BI is still using a revoked PPK (i.e., PPK0). Booting failure can also be confirmed by observing the LED color of PS\_ERR\_OUT, which is red.

After PPKO has been revoked it can no longer be used in the BI, therefore, a new BI needs to be generated using PPK1.

- 1. Select secured\_eKeyR\_mod.bif.
  - a. Set the **pskfile** field to use **psk1.pem**.

Use the correct location of the file. In this case:

C:\Xilinx\enhanced\_key\_revocation\_lab\_files\psk1.pem

# 

- b. Set ppk\_select to 1 to use PPK1 eFUSE (see the following code).
- c. Save the file as secured\_eKeyR\_PPKr.bif.

```
//arch = zynqmp; split = false; format = BIN
the_ROM_image:
{
    [pskfile]C:\Xilinx\enhanced_key_revocation_lab_files\psk1.pem
    [auth_params]ppk_select = 1
    [fsbl_config]a53_x64
    [bootloader, authentication = rsa, spk_select = spk-efuse, sskfile
= C:\Xilinx\enhanced_key_revocation_lab_files\ssk0.pem, spk_id =
0x00000001] C:\Xilinx\Key_Revocation_Lab\fsbl_a53\Debug\fsbl_a53.elf
    [authentication = rsa, destination_cpu = a53-0, spk_select = user-
efuse, sskfile = C:\Xilinx\enhanced_key_revocation_lab_files
\ssk1.pem, spk_id = 2] C:\Xilinx\Key_Revocation_Lab\key_revocation_lab
\Debug\key_revocation_lab.elf
}
```

Note: The corresponding pem file for PPKO is psk0.pem and for PPK1 it is psk1.pem.

2. Generate a new secured BOOT.bin Bl using the bootgen command:

```
bootgen -image secured_eKeyR_PPKr.bif -r -o BOOT.bin -arch zynqmp -w on
```

- 3. Copy the new BI to the SD card.
- 4. Power on the board.

Both the FSBL and the lab application load successfully. The current BI is using a valid PPK1.

After successful execution of all the steps in this tutorial the device state is as follows:

- PPK1 is the only valid PPK eFUSE and the corresponding pem file is pskl.pem.
  - PSK1 is programmed with hash for psk1.pem.
- RSA always authentication is enabled.
- SPK ID w.r.t Standard Zynq UltraScale+ key revocation is 0x0000001.
- SPK ID 1 is invalid w.r.t Zynq UltraScale+ enhanced key revocation.

### Results

- 1. Click **POR\_B**.
- 2. Select **s** = **Print eFUSE Status** from the main menu.

Verify the final status of all the eFUSEs, as shown below.

# 

Adaptable. Intelligent.
Key Revocation Demonstration Application Long Key Revocation Demonstration Application Long Key Revocation Lab - Version 1.0
This device has been booted securely!
CAUTION: WRITE_EFUSES Macro is set to FALSE, eFUSEs WILL NOT be programmed!
Please make a selection: p = PPK Hash Programming i = PPK Revocation r = SPK Revocation s = Print eFUSE Status q = Quit
-> s
Current eFUSEs Status:
PPK0 hash: 79F08C4EB1AAF60CB5A655445657C03CF76022444364F490822E87474764FE892AD8FBB38CB486536CB3151C3D45B040
PPK1 hash: B6F6ED3FB41797234772BF1131AD91E012C66C7D75F2BB6508117FD518421EAD7359D00281284026E2316EB53D384A0D
User0 Fuse: 00000001 User1 Fuse: 00000000 User3 Fuse: 00000000 User4 Fuse: 00000000 User5 Fuse: 00000000 User6 Fuse: 00000000 User7 Fuse: 00000000
List of revoked key(s) using ZU+ Enhanced Key Revocation: 1
SPK ID for ZU+ Key Revocation: 00000001
RSA always authentication is enabled
PPKØ has been revoked, usage invalid! PPK1 usage is valid!

*Note*: The status of the eFUSEs in the figure above are provided assuming that the lab application was run on a ZCU102 board where none of the eFUSEs used in the tutorial were previously programmed.

# **Reference Design**

Download the reference design files for this application note from the Xilinx website.

### **Reference Design Matrix**

The following checklist indicates the procedures used for the provided reference design.

### Table 2: Reference Design Matrix

Parameter	Description	
General		
Developer name	Xilinx	
Target devices	Zynq Zynq UltraScale+ MPSoCs	
Source code provided?	Y	
Source code format (if provided)	С	
Design uses code or IP from existing reference design, application note, third party or Vivado® software? If yes, list.	N/A	
Simulation		
Functional simulation performed	Ν	
Timing simulation performed?	Ν	

### Table 2: Reference Design Matrix (cont'd)

Parameter	Description	
Test bench provided for functional and timing simulation?	Ν	
Test bench format	N/A	
Simulator software and version	N/A	
SPICE/IBIS simulations	Ν	
Implementation		
Synthesis software tools/versions used	N/A	
Implementation software tool(s) and version	N/A	
Static timing analysis performed?	Ν	
Hardware Verification		
Hardware verified?	Y	
Platform used for verification	ZCU102	

### **Reference Design Contents**

The contents of the reference design downloaded are as follows:

Pre-generated public keys:

- psk0.pem (primary key)
- psk1.pem (primary key)
- ssk0.pem (secondary key)
- ssk1.pem (secondary key)

Pre-generated hash for two primary keys:

- hash\_ppk0
- hash\_ppk1

Source files needed to build lab application:

- key\_revocation\_lab\_main.c
- key\_revocation\_lab\_main.h
- key\_revocation\_lab\_utils.c
- key\_revocation\_lab\_utils.h

BIF\_files sub-directory which contains the BIF files:

- non\_secured.bif- Used to first boot the lab application for device provisioning.
- secured.bif- Used to boot after device is provisioned (PPKO, PPK1, and RSA\_EN have been programmed).
- secured\_mod- Used to boot when the default SPK\_ID is modified for Zynq UltraScale+ MPSoC Standard Key Revocation.

# 

- secured\_eKeyR.bif- Used to boot to demonstrate Zynq UltraScale+ MPSoC Enhanced
  Key Revocation.
- secured\_eKeyR\_mod- Used to boot when User-eFUSE SPK ID is changed.
- secured\_eKeyR\_PPKr- Used to boot when PPKO is revoked.

## **Menu Options**

The main menu options are as follows:

- f = Force RSA always authentication Select this to program the RSA\_EN eFUSE.
- p = PPK Hash Programming Select this to program PPK eFUSEs.
- i = PPK Revocation Select this to revoke PPK eFUSEs.
- r = SPK Revocation Select this to enter sub-menu for programming either SPK or User eFUSE (Secondary Key Revocation).
- s = Print eFUSE Status Select this to print status of the eFUSEs.
- q = Quit Select this to exit the lab application.

# Conclusion

This application note details on how to use the security-related eFUSEs to enable secure boot on a ZCU102 device (i.e., device provisioning). It also demonstrates how to perform key revocations for partitions/application using SPK eFUSE (Zynq UltraScale+ standard key revocation) and User eFUSEs (Zynq UltraScale+ enhanced key revocation). Lastly, it demonstrates PPK revocation and the importance of caution while using this feature. Source code of this lab example can be studied to understand which APIs to use for security-related eFUSE programming, and users can modify the given example code according to their needs.



**IMPORTANT!** Exercise extreme caution while using this lab exercise. eFUSE programming is permanent and can lead to the board being unusable if done carelessly.

# References

These documents provide supplemental material useful with this guide:

- 1. Programming BBRAM and eFUSEs (XAPP1319)
- 2. Zynq UltraScale+ MPSoC: Embedded Design Tutorial (UG1209)
- 3. SDK library XilSkey https://www.xilinx.com/support/documentation/sw\_manuals/ xilinx2017\_2/oslib\_rm.pdf
- 4. Zynq UltraScale+ Device Technical Reference Manual (UG1085)

# **Revision History**

The following table shows the revision history for this document.

Section	Revision Summary	
06/26/2020 Version 1.0		
Initial Release.	N/A	

# **Please Read: Important Legal Notices**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https:// www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.

### AUTOMOTIVE APPLICATIONS DISCLAIMER

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

### Copyright

© Copyright 2020 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries.

# 

AMBA, AMBA Designer, Arm, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the EU and other countries.All other trademarks are the property of their respective owners.

