

# Virtex UltraScale+ FPGA

- > 3D-on-3D integration for high logic density
- > Portfolio's highest processing and serial I/O bandwidth
- > Breakout integration of networking cores
- Industry-leading performance-per-watt

#### **OVERVIEW**

Based on the UltraScale™ architecture, the latest Virtex® UltraScale+™ devices provide the highest performance and bandwidth in a 16nm FinFET node.

Virtex UltraScale+ FPGAs are capable of pushing the system performance-perwatt envelope, enabling breakthrough speeds with high utilization. High system performance and multiple power reduction innovations make Virtex UltraScale+ FPGAs the logical choice for compute intensive applications.

The foundation of Virtex UltraScale+ FPGAs has been extended by leveraging Xilinx's modular chip architectures. Xilinx also provides scalability and package migration for the lowest risk and the highest value programmable technology to maximize your return on investment.

# **HIGHLIGHTS**

#### **Programmable System Integration**

- > Up to 9M system logic cells
- > Up to 16GB in-package HBM DRAM
- > Up to 500Mb of total on-chip integrated memory
- > Integrated 100G Ethernet MAC with KR4 RS-FEC and 150G Interlaken cores
- > Integrated blocks for PCI Express® Gen3 x16 and Gen4 x8

## **Increased System Performance**


- > Up to 38 TOPs (22 TeraMACs) of DSP compute performance
- > Up to 128 transceivers operating at 32.75Gb/s or 58Gb/s
- > 2,666Mb/s DDR4 in the mid speed grade

#### **Total Power Reduction**

- > Industry's most energy-efficient machine learning inference
- > Voltage scaling options to tune for performance and power

## **Accelerated Design Productivity**

- > Seamless footprint migration from 20nm planar to 16nm FinFET+
- > Co-optimized with Vivado® Design Suite for rapid design closure



#### TARGET APPLICATIONS

- > Compute Acceleration
- > Machine Learning and Al
- > Network Acceleration
- > Wired Communications
- > 5G Baseband
- > Radar
- > Test and Measurement
- > Emulation and Prototyping





FEATURES Virtex UltraScale+ FPGA

FEATURE	DESCRIPTION			
16nm low power FinFET+ process technology from TSMC	<ul> <li>Over 2X performance-per-watt over 7 series devices</li> <li>The same scalable architecture and tools as Virtex UltraScale FPGAs</li> </ul>			
Enhanced DSP slices for diverse applications	<ul> <li>Up to 38 TOPs (22 TeraMACs) of DSP compute bandwidth</li> <li>Double-precision floating point using 30% fewer resources</li> <li>Complex fixed-point arithmetic using half the resources</li> </ul>			
Massive memory interface bandwidth	<ul> <li>DDR4 support of up to 2,666Mb/s</li> <li>Support for server-class DIMMs</li> <li>Latest DDR and serial memory support such as DDR3, DDR3L, QDR-IV, and LPDDR3</li> </ul>			
Integrated HBM (Gen2): 20X more bandwidth than a DDR4 DIMM	<ul> <li>Up to 16GB in-package HBM DRAM with 460GB/s bandwidth</li> <li>4X less power per bit vs. competing memory technologies</li> <li>Assembled using proven, 3rd generation 3D IC technology (SSI Technology)</li> </ul>			
Integrated blocks for PCI Express® with cache coherent CCIX ports	<ul> <li>Complete end-to-end solution for multi-100G ports</li> <li>Gen3 x16 and Gen4 x8 for 128Gb/s bandwidth</li> <li>Expanded virtualization for data center applications</li> <li>Acceleration for cache coherent compute using CCIX ports</li> </ul>			
Integrated 100G Ethernet MAC and 150G Interlaken cores	<ul> <li>&gt; 60K-100K system logic cell savings per port</li> <li>&gt; Up to 90% dynamic power savings vs. soft implementation</li> <li>&gt; KR4 RS-FEC (Ethernet MAC) for optics error correction</li> <li>&gt; KP4-FEC for PAM4 optics and backplanes</li> </ul>			
Massive I/O bandwidth and dramatic latency reduction	<ul> <li>16G, 28G, or 58G backplane support</li> <li>32.75G or 58G chip-to-chip and chip-to-optics support</li> <li>High-density I/O for smaller area and greater power efficiency</li> </ul>			
UltraRAM for deep memory buffering	<ul> <li>Up to 360Mb on-chip UltraRAM for SRAM device replacement</li> <li>8X capacity-per-block vs. traditional embedded memory</li> <li>Deep-sleep power modes</li> </ul>			

## **PORTFOLIO**

	FOUNDATION	58G	нвм	VU19P
System Logic Cells (K)	862-3,780	2,835-3,780	962-2,852	8,938
GTY/GTM Transceivers (Number of 32.75Gb/s and 58.0Gb/s)	40-128 / 0	32 / 48	32-96 / 32	80 / 0
PCIe Interfaces	6 Gen3 x16	1 Gen3 x16, 4 Gen4 x8/CCIX	2 Gen3 x16, 4 Gen4 x 8/CCIX	8 Gen4 x 8/CCIX
In-package Memory	127-500Mb	377-500Mb	32,894 - 131,449Mb	224Mb
DSP Slices	2,280-12,288	9,216-12,288	2,880-9,024	3,840
1/0	520-832	676	208-624	2,072

## TAKE THE NEXT STEP

For more information about Xilinx Virtex UltraScale+ FPGAs, go to www.xilinx.com/virtex-ultrascale-plus.

Corporate Headquarters Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124

Tel: 408-559-7778 www.xilinx.com Xilinx Europe
Xilinx Europe
Bianconi Avenue
Citywest Business Campus
Saggart, County Dublin
Ireland
Tel: +353-1-464-0311

Xilinx K.K. Art Village Osaki Central Tower 4F 1-2-2 Osaki, Shinagawa-ku Tokyo 141-0032 Japan Tel: +81-3-6744-7777 japan.xilinx.com Asia Pacific Pte. Ltd.
Xilinx, Asia Pacific
5 Changi Business Park
Singapore 486040
Tei-65-6407-3000
www.xilinx.com

India

Xilinx India Technology Services Pvt. Ltd. Block A, B, C, 8th & 13th floors, Meenakshi Tech Park, Survey No. 39 Gachibowli(V), Seri Lingampally (M), Hyderabad -500 084 Tel: +91-40-6721-4747 www.xilinx.com

