

Xilinx Standalone Library Documentation

OS and Libraries Document Collection

UG643 (2019.2) December 9, 2019



Table of Contents

Chapter 1: Xilinx OS and Libraries Overview

About the Libraries	19
Library Organization	19

Xilinx Standard C Libraries

Chapter 2: Xilinx Standard C Libraries

Overview	21
Standard C Library (libc.a)	21
Xilinx C Library (libxil.a)	22
Memory Management Functions	22
Arithmetic Operations	22
MicroBlaze Processor	22
Thread Safety	23
Input/Output Functions	23
Overview	23
Function Documentation	24

Standalone Library (v7.1)

Chapter 3: Xilinx Hardware Abstraction Layer API

Overview	27
Assert APIs	27
Overview	27
Macro Definition Documentation	28
Typedef Documentation	29
Function Documentation	29
Variable Documentation	30
IO interfacing APIs	31
Overview	31

Function Documentation	31
Definitions for available xilinx platforms	38
Overview	38
Function Documentation	38
Data types for Xilinx Software IP Cores	39
Overview	39
Macro Definition Documentation	40
Typedef Documentation	41
Customized APIs for memory operations	42
Overview	42
Function Documentation	42
Xilinx software status codes	43
Overview	43
Test utilities for memory and caches	43
Overview	43
Macro Definition Documentation	44
Function Documentation	45

Chapter 4: Microblaze Processor API

Overview	49
Microblaze Pseudo-asm Macros and Interrupt handling APIs	49
Overview	49
Macro Definition Documentation	50
Function Documentation	51
Microblaze exception APIs	52
Overview	52
Data Structure Documentation	52
Typedef Documentation	52
Function Documentation	53
Microblaze Processor Cache APIs	54
Overview	54
Macro Definition Documentation	55
Function Documentation	59
MicroBlaze Processor FSL Macros	60
Overview	60
Macro Definition Documentation	60
Microblaze PVR access routines and macros	63
Overview	63
Macro Definition Documentation	64

Function Documentation	73
Sleep Routines for Microblaze	74
Overview	74
Function Documentation	74
Chapter 5: Cortex R5 Processor API	
Overview	75
Cortex R5 Processor Boot Code	75
Overview	75
Cortex R5 Processor MPU specific APIs	76
Overview	76
Function Documentation	77
Cortex R5 Processor Cache Functions	78
Overview	78
Function Documentation	79
Cortex R5 Time Functions	84
Overview	84
Function Documentation	84
Cortex R5 Event Counters Functions	85
Overview	85
Function Documentation	86
Cortex R5 Processor Specific Include Files	86
Overview	86
Chapter 6: ARM Processor Common API	
Overview	87
ARM Processor Exception Handling	87
Overview	87
Macro Definition Documentation	88
Typedef Documentation	89
Function Documentation	90
Chapter 7: Cortex A9 Processor API	
Overview	93
Cortex A9 Processor Boot Code	93
Overview	93
Cortex A9 Processor Cache Functions	95
Overview	95
Function Documentation	96
Cortex A9 Processor MMU Functions	110

Overview	110
Function Documentation	110
Cortex A9 Time Functions	111
Overview	111
Function Documentation	111
Cortex A9 Event Counter Function	112
Overview	112
Function Documentation	113
PL310 L2 Event Counters Functions	113
Overview	113
Function Documentation	114
Cortex A9 Processor and pl310 Errata Support	115
Overview	115
Macro Definition Documentation	115
Cortex A9 Processor Specific Include Files	116
 Chapter 8: Cortex A53 32-bit Processor API	
Overview	117
Cortex A53 32-bit Processor Boot Code	117
Overview	117
Cortex A53 32-bit Processor Cache Functions	119
Overview	119
Function Documentation	119
Cortex A53 32-bit Processor MMU Handling	124
Overview	124
Function Documentation	124
Cortex A53 32-bit Mode Time Functions	125
Overview	125
Function Documentation	125
Cortex A53 32-bit Processor Specific Include Files	126
 Chapter 9: Cortex A53 64-bit Processor API	
Overview	127
Cortex A53 64-bit Processor Boot Code	127
Overview	127
Cortex A53 64-bit Processor Cache Functions	128
Overview	128
Function Documentation	128
Cortex A53 64-bit Processor MMU Handling	133

Overview	133
Function Documentation	133
Cortex A53 64-bit Mode Time Functions	133
Overview	133
Function Documentation	134
Cortex A53 64-bit Processor Specific Include Files	135

LwIP 2.1.1 Library (v1_1)

Chapter 10: Introduction

Features	137
References	138

Chapter 11: Using lwIP

Overview	139
Setting up the Hardware System	139
Setting up the Software System	140
Configuring lwIP Options	141
Customizing lwIP API Mode	141
Configuring Xilinx Adapter Options	143
Configuring Memory Options	146
Configuring Packet Buffer (Pbuf) Memory Options	147
Configuring ARP Options	148
Configuring IP Options	148
Configuring ICMP Options	149
Configuring IGMP Options	149
Configuring UDP Options	150
Configuring TCP Options	150
Configuring DHCP Options	151
Configuring the Stats Option	151
Configuring the Debug Option	151

Chapter 12: LwIP Library APIs

Raw API	153
Xilinx Adapter Requirements when using the RAW API	153
LwIP Performance	153
RAW API Example	154
Socket API	154
Xilinx Adapter Requirements when using the Socket API	154

Xilkernel/FreeRTOS scheduling policy when using the Socket API	155
Socket API Example	155
Using the Xilinx Adapter Helper Functions	156

Xilfsf Library (v5.14)

Chapter 13: Overview

Supported Devices	159
References	160

Chapter 14: Xilfsf Library API

Overview	162
Function Documentation	162
Xilfsf_Initialize	162
Xilfsf_GetStatus	164
Xilfsf_GetStatusReg2	164
Xilfsf_GetDeviceInfo	164
GetRealAddr	165
Xilfsf_Write	165
Xilfsf_Read	168
Xilfsf_Erase	170
Xilfsf_MicronFlashEnter4BAddMode	170
Xilfsf_MicronFlashExit4BAddMode	171
Xilfsf_SectorProtect	171
Xilfsf_ioctl	172
Xilfsf_WriteEnable	173
Xilfsf_RegisterInterface	173
Xilfsf_SetSpiConfiguration	173
Xilfsf_SetStatusHandler	174
Xilfsf_IfaceHandler	174

Chapter 15: Library Parameters in MSS File

XilFFS Library (v4.2)

Chapter 16: Overview

Library Files	179
--------------------------------	------------

Selecting a File System with an SD Interface	180
Selecting a RAM based file system	181

Chapter 17: Library Parameters in MSS File

XilSecure Library (v4.1)

Chapter 18: Overview

Chapter 19: AES-GCM

Overview	187
Macro Definition Documentation	188
XSecure_AesWaitForDone	188
Function Documentation	188
XSecure_AesInitialize	188
XSecure_AesDecryptInit	189
XSecure_AesDecryptUpdate	190
XSecure_AesDecryptData	190
XSecure_AesDecrypt	191
XSecure_AesEncryptInit	191
XSecure_AesEncryptUpdate	192
XSecure_AesEncryptData	192
XSecure_AesReset	193
AES-GCM Error Codes	193
AES-GCM API Example Usage	194
AES-GCM Usage to decrypt Boot Image	195

Chapter 20: RSA

Overview	196
Function Documentation	196
XSecure_RsaInitialize	196
XSecure_RsaSignVerification	197
XSecure_RsaPublicEncrypt	197
XSecure_RsaPrivateDecrypt	198
RSA API Example Usage	199

Chapter 21: SHA-3

Overview	201
---------------------------	------------

Macro Definition Documentation	202
XSecure_Sha3WaitForDone	202
Function Documentation	202
XSecure_Sha3Initialize	202
XSecure_Sha3Start	202
XSecure_Sha3Update	203
XSecure_Sha3Finish	203
XSecure_Sha3Digest	203
XSecure_Sha3_ReadHash	204
XSecure_Sha3PadSelection	204
XSecure_Sha3LastUpdate	205
SHA-3 API Example Usage	205

Chapter 22: XilSecure Utilities

Overview	207
Function Documentation	207
XSecure_SetReset	207
XSecure_ReleaseReset	207
XSecure_SssInitialize	208
XSecure_SssAes	208
XSecure_SssSha	208
XSecure_SssDmaLoopBack	208

XilSKey Library (v6.8)

Chapter 23: Overview

Hardware Setup	214
Hardware setup for Zynq PL	214
Hardware setup for UltraScale or UltraScale+	215
Source Files	216

Chapter 24: BBRAM PL API

Overview	218
Example Usage	218
Function Documentation	219
XilSKey_Bbram_Program	219

Chapter 25: Zynq UltraScale+ MPSoC BBRAM PS API

Overview	220
---------------------------	------------

Example Usage	220
Function Documentation	220
XiISKey_ZynqMp_Bbram_Program	220
XiISKey_ZynqMp_Bbram_Zeroise	221
Chapter 26: Zynq eFUSE PS API	
Overview	222
Example Usage	222
Function Documentation	222
XiISKey_EfusePs_Write	222
XiISKey_EfusePs_Read	223
XiISKey_EfusePs_ReadStatus	223
Chapter 27: Zynq UltraScale+ MPSoC eFUSE PS API	
Overview	225
Example Usage	225
Function Documentation	226
XiISKey_ZynqMp_EfusePs_CheckAesKeyCrc	226
XiISKey_ZynqMp_EfusePs_ReadUserFuse	226
XiISKey_ZynqMp_EfusePs_ReadPpk0Hash	227
XiISKey_ZynqMp_EfusePs_ReadPpk1Hash	227
XiISKey_ZynqMp_EfusePs_ReadSpkId	228
XiISKey_ZynqMp_EfusePs_ReadDna	228
XiISKey_ZynqMp_EfusePs_ReadSecCtrlBits	228
XiISKey_ZynqMp_EfusePs_Write	229
XiISKey_ZynqMp_EfusePs_WritePufHelprData	229
XiISKey_ZynqMp_EfusePs_ReadPufHelprData	230
XiISKey_ZynqMp_EfusePs_WritePufChash	230
XiISKey_ZynqMp_EfusePs_ReadPufChash	231
XiISKey_ZynqMp_EfusePs_WritePufAux	231
XiISKey_ZynqMp_EfusePs_ReadPufAux	231
XiISKey_Write_Puf_EfusePs_SecureBits	232
XiISKey_Read_Puf_EfusePs_SecureBits	232
XiISKey_Puf_Debug2	233
XiISKey_Puf_Registration	233
XiISKey_Puf_Regeneration	234
Chapter 28: eFUSE PL API	
Overview	235
Example Usage	235

Function Documentation	235
XiISKey_EfusePI_SystemInit	235
XiISKey_EfusePI_Program	236
XiISKey_EfusePI_ReadStatus	236
XiISKey_EfusePI_ReadKey	237

Chapter 29: CRC Calculation API

Overview	238
Function Documentation	238
XiISKey_CrcCalculation	238
XiISKey_CrcCalculation_AesKey	239

Chapter 30: User-Configurable Parameters

Overview	240
Zynq User-Configurable PS eFUSE Parameters	240
Zynq User-Configurable PL eFUSE Parameters	242
Overview	242
MIO Pins for Zynq PL eFUSE JTAG Operations	243
MUX Selection Pin for Zynq PL eFUSE JTAG Operations	245
MUX Parameter for Zynq PL eFUSE JTAG Operations	245
AES and User Key Parameters	246
Zynq User-Configurable PL BBRAM Parameters	247
Overview	247
MUX Parameter for Zynq BBRAM PL JTAG Operations	248
AES and User Key Parameters	248
UltraScale or UltraScale+ User-Configurable BBRAM PL Parameters	248
Overview	248
AES Keys and Related Parameters	248
DPA Protection for BBRAM key	253
GPIO Device Used for Connecting PL Master JTAG Signals	254
GPIO Pins Used for PL Master JTAG Signals	254
GPIO Channels	255
UltraScale or UltraScale+ User-Configurable PL eFUSE Parameters	255
Overview	255
GPIO Device Used for Connecting PL Master JTAG Signals	257
GPIO Pins Used for PL Master JTAG and HWM Signals	258
GPIO Channels	258
SLR Selection to Program eFUSE on MONO/SSIT Devices	259
eFUSE PL Read Parameters	259
AES Keys and Related Parameters	260

USER Keys (32-bit) and Related Parameters	262
RSA Hash and Related Parameters	265
USER Keys (128-bit) and Related Parameters	267
AES key CRC verification	278
Zynq UltraScale+ MPSoC User-Configurable PS eFUSE Parameters	281
Overview	281
AES Keys and Related Parameters	283
User Keys and Related Parameters	284
PPK0 Keys and Related Parameters	288
PPK1 Keys and Related Parameters	289
SPK ID and Related Parameters	290
Zynq UltraScale+ MPSoC User-Configurable PS BBRAM Parameters	292
Zynq UltraScale+ MPSoC User-Configurable PS PUF Parameters	292

Chapter 31: Error Codes

Overview	295
PL eFUSE Error Codes	295
PS eFUSE Error Codes	298
Zynq UltraScale+ MPSoC BBRAM PS Error Codes	303

Chapter 32: Status Codes

Chapter 33: Procedures

Zynq eFUSE Writing Procedure Running from DDR as an Application	305
Zynq eFUSE Driver Compilation Procedure for OCM	305
UltraScale eFUSE Access Procedure	306
UltraScale BBRAM Access Procedure	306

XilPM Library (v3.0)

Chapter 34: XilPM Zynq UltraScale+ MPSoC APIs

Overview	308
Data Structure Documentation	311
struct XPm_Notifier	311
struct XPm_NodeStatus	312
Enumeration Type Documentation	313
XPmApild	313
XPmApiCbld	313

XPmNodeId	313
XPmRequestAck	313
XPmAbortReason	313
XPmSuspendReason	313
XPmRamState	313
XPmOpCharType	313
XPmBootStatus	314
XPmResetAction	314
XPmReset	314
XPmNotifyEvent	314
XPmClock	314
Function Documentation	314
XPm_InitXilpm	314
XPm_SuspendFinalize	314
XPm_GetBootStatus	315
XPm_RequestSuspend	315
XPm_SelfSuspend	315
XPm_ForcePowerDown	316
XPm_AbortSuspend	316
XPm_RequestWakeUp	317
XPm_SetWakeUpSource	318
XPm_SystemShutdown	318
XPm_SetConfiguration	319
XPm_InitFinalize	319
XPm_InitSuspendCb	319
XPm_AcknowledgeCb	320
XPm_NotifyCb	321
XPm_RequestNode	321
XPm_ReleaseNode	322
XPm_SetRequirement	322
XPm_SetMaxLatency	323
XPm_GetApiVersion	323
XPm_GetNodeStatus	324
XPm_RegisterNotifier	325
XPm_UnregisterNotifier	325
XPm_GetOpCharacteristic	326
XPm_ResetAssert	326
XPm_ResetGetStatus	327
XPm_MmioWrite	327
XPm_MmioRead	328

XPm_ClockEnable	328
XPm_ClockDisable	329
XPm_ClockGetStatus	329
XPm_ClockSetDivider	329
XPm_ClockGetDivider	330
XPm_ClockSetParent	330
XPm_ClockGetParent	330
XPm_ClockSetRate	331
XPm_ClockGetRate	331
XPm_PllSetParameter	331
XPm_PllGetParameter	332
XPm_PllSetMode	332
XPm_PllGetMode	332
XPm_PinCtrlRequest	333
XPm_PinCtrlRelease	333
XPm_PinCtrlSetFunction	333
XPm_PinCtrlGetFunction	334
XPm_PinCtrlSetParameter	334
XPm_PinCtrlGetParameter	334
Error Status	335
Overview	335
Macro Definition Documentation	335

XilFPGA Library (v5.1)

Chapter 35: Overview

Supported Features	338
XilFPGA library Interface modules	338
Processor Configuration Access Port (PCAP)	338
CSU DMA driver	339
XilSecure Library	339
Design Summary	339
Flow Diagram	340
Setting up the Software System	341
Enabling Security	342
Bitstream Authentication Using External Memory	343
Bootgen	344
Authenticated and Encrypted Bitstream Loading Using OCM	344

Authenticated and Encrypted Bitstream Loading Using DDR	345
---	-----

Chapter 36: XiIFPGA APIs

Overview	346
Function Documentation	346
XFpga_PL_BitStream_Load	346
XFpga_PL_PostConfig	347
XFpga_PL_ValidateImage	348
XFpga_GetPIConfigData	349
XFpga_GetPIConfigReg	349
XFpga_InterfaceStatus	349

XiMailbox Library (v1.1)

Chapter 37: XiMailbox

Overview	352
Data Structure Documentation	353
struct XMailbox	353
Enumeration Type Documentation	354
XMailbox_Handler	354
Function Documentation	354
XMailbox_Send	354
XMailbox_SendData	355
XMailbox_Recv	355
XMailbox_SetCallBack	356
XMailbox_Initialize	356

Appendix A: Additional Resources and Legal Notices

Xilinx OS and Libraries Overview

The Software Development Kit (SDK) provides a variety of Xilinx[®] software packages, including drivers, libraries, board support packages, and complete operating systems to help you develop a software platform. This document collection provides information on these.

Complete documentation for other operating systems can be found in their respective reference guides. Device drivers are documented along with the corresponding peripheral documentation. The documentation is listed in the following table; click the name to open the document.

Document ID	Document Name	Summary
UG645	Xilinx Standard C Libraries	Describes the software libraries available for the embedded processors.
UG647	Standalone Library Reference v7.1	Describes the Standalone platform, a single-threaded, simple operating system (OS) platform that provides the lowest layer of software modules used to access processor-specific functions. Some typical functions offered by the Standalone platform include setting up the interrupts and exceptions systems, configuring caches, and other hardware specific functions. The Hardware Abstraction Layer (HAL) is described in this document.
UG650	LwIP 2.1.1 Library v1_1	Describes the SDK port of the third party networking library, Light Weight IP (lwIP) for embedded processors.

Document ID	Document Name	Summary
UG652	XilIsf Library v5.14	Describes the In System Flash hardware library, which enables higher-layer software (such as an application) to communicate with the Isf. XilIsf supports the Xilinx In-System Flash and external Serial Flash memories from Atmel (AT45XXXD), Spansion(S25FLXX), Winbond W25QXX, and Micron N25QXX.
UG1032	XilFFS Library v4.2	XilFFS is a generic FAT file system that is primarily added for use with SD/eMMC driver. The file system is open source and a glue layer is implemented to link it to the SD/eMMC driver. A link to the source of file system is provided in the PDF where the file system description can be found.
UG1225	XilPM Library v3.0	The Zynq UltraScale+ MPSoC power management framework is a set of power management options, based upon an implementation of the extensible energy management interface (EEMI). The power management framework allows software components running across different processing units (PUs) on a chip or device to issue or respond to requests for power management.
UG1189	XilSecure Library v4.1	The XilSecure library provides APIs to access secure hardware on the Zynq UltraScale+ MPSoC devices.

Document ID	Document Name	Summary
UG1191	XiISKey Library v6.8	The XiISKey library provides a programming mechanism for user-defined eFUSE bits and for programming the KEY into battery-backed RAM (BBRAM) of Zynq® SoC, provides programming mechanisms for eFUSE bits of UltraScale™ devices. The library also provides programming mechanisms for eFUSE bits and BBRAM key of the Zynq® UltraScale+™ MPSoC devices.
UG1229	XiIFPGA Library v5.1	The XiIFPGA library provides an interface to the Linux or bare-metal users for configuring the programmable logic (PL) over PCAP from PS. The library is designed for Zynq UltraScale+ MPSoC devices to run on top of Xilinx standalone BSPs.
UG1367	XiMailbox Library v1.1	The XiMailbox library provides the top-level hooks for sending or receiving an inter-processor interrupt (IPI) message using the Zynq UltraScale+ MPSoC IPI hardware.

About the Libraries

The Standard C support library consists of the `newlib`, `libc`, which contains the standard C functions such as `stdio`, `stdlib`, and `string` routines. The math library is an enhancement over the `newlib` math library, `libm`, and provides the standard math routines.

The LibXil libraries consist of the following:

- LibXil Driver (Xilinx device drivers)
- XilMFS (Xilinx memory file system)
- XilFlash (a parallel flash programming library)
- Xillsf (a serial flash programming library)

The Hardware Abstraction Layer (HAL) provides common functions related to register IO, exception, and cache. These common functions are uniform across MicroBlaze™ and Cortex® A9 processors. The Standalone platform document provides some processor specific functions and macros for accessing the processor-specific features.

Most routines in the library are written in C and can be ported to any platform. User applications must include appropriate headers and link with required libraries for proper compilation and inclusion of required functionality. These libraries and their corresponding include files are created in the processor `\lib` and `\include` directories, under the current project, respectively. The `-I` and `-L` options of the compiler being used should be leveraged to add these directories to the search paths.

Library Organization

The organization of the libraries is illustrated in the figure below. As shown, your application can interface with the components in a variety of ways. The libraries are independent of each other, with the exception of some interactions. The LibXil drivers and the Standalone form the lowermost hardware abstraction layer. The library and OS components rely on standard C library components. The math library, `libm.a` is also available for linking with the user applications.

Note

“LibXil Drivers” are the device drivers included in the software platform to provide an interface to the peripherals in the system. These drivers are provided along with Xilinx SDK and are configured by Libgen. This document collection contains a chapter that briefly discusses the concept of device drivers and the way they integrate with the board support package in Xilinx SDK.

Taking into account some restrictions and implications, which are described in the reference guides for each component, you can mix and match the component libraries.



Xilinx Standard C Libraries

Xilinx Standard C Libraries

Overview

The Vitis™ Unified Software Development Environment libraries and device drivers provide standard C library functions, as well as functions to access peripherals. The SDK libraries are automatically configured based on the Microprocessor Software Specification (MSS) file. These libraries and include files are saved in the current project lib and include directories, respectively. The -I and -L options of mb-gcc are used to add these directories to its library search paths.

Standard C Library (libc.a)

The standard C library, `libc.a`, contains the standard C functions compiled for the MicroBlaze™ processor or the Cortex A9 processor. You can find the header files corresponding to these C standard functions in the `<Vitis>/gnu/<processor>/<platform>/<processor-lib>/include` folder, where:

- `<Vitis>` is the Vitis Unified Software Development Environment installation path
- `<processor>` is ARM or MicroBlaze
- `<platform>` is Solaris (sol), Windows (nt), or Linux (lin)
- `<processor-lib>` is `arm-xilinx-eabi` or `microblaze-xilinx-elf`

The `lib.c` directories and functions are:

<code>_ansi.h</code>	<code>fastmath.h</code>	<code>machine/</code>	<code>reent.h</code>	<code>stdlib.h</code>	<code>utime.h</code>	<code>_syslist.h</code>	<code>fcntl.h</code>	<code>malloc.h</code>
<code>regdef.h</code>	<code>string.h</code>	<code>utmp.h</code>	<code>ar.h</code>	<code>float.h</code>	<code>math.h</code>	<code>setjmp.h</code>	<code>sys/</code>	<code>assert.h</code>
<code>grp.h</code>	<code>paths.h</code>	<code>signal.h</code>	<code>termios.h</code>	<code>ctype.h</code>	<code>ieeefp.h</code>	<code>process.h</code>	<code>stdarg.h</code>	<code>time.h</code>
<code>dirent.h</code>	<code>imits.h</code>	<code>pthread.h</code>	<code>stddef.h</code>	<code>nctrl.h</code>	<code>errno.h</code>	<code>locale.h</code>	<code>pwd.h</code>	<code>stdio.h</code>
<code>unistd.h</code>								

Programs accessing standard C library functions must be compiled as follows:

- For MicroBlaze processors:

```
mb-gcc <C files>
```

- For Cortex A9 processors:

```
arm-xilinx-eabi-gcc <C files>
```

The `libc` library is included automatically. For programs that access `libm` math functions, specify the `lm` option. For more information on the C runtime library, see *MicroBlaze Processor Reference Guide* (UG081).

Xilinx C Library (libxil.a)

The Xilinx C library, `libxil.a`, contains the following object files for the MicroBlaze processor embedded processor:

- `_exception_handler.o`
- `_interrupt_handler.o`
- `_program_clean.o`
- `_program_init.o`

Default exception and interrupt handlers are provided. The `libxil.a` library is included automatically. Programs accessing Xilinx C library functions must be compiled as follows:

```
mb-gcc <C files>
```

Memory Management Functions

The MicroBlaze processor and Cortex A9 processor C libraries support the standard memory management functions such as `malloc()`, `calloc()`, and `free()`. Dynamic memory allocation provides memory from the program heap. The heap pointer starts at low memory and grows toward high memory. The size of the heap cannot be increased at runtime. Therefore an appropriate value must be provided for the heap size at compile time. The `malloc()` function requires the heap to be at least 128 bytes in size to be able to allocate memory dynamically (even if the dynamic requirement is less than 128 bytes).

Note

The return value of `malloc` must always be checked to ensure that it could actually allocate the memory requested.

Arithmetic Operations

Software implementations of integer and floating point arithmetic is available as library routines in `libgcc.a` for both processors. The compiler for both the processors inserts calls to these routines in the code produced, in case the hardware does not support the arithmetic primitive with an instruction.

MicroBlaze Processor

Details of the software implementations of integer and floating point arithmetic for MicroBlaze processors are listed below:

Integer Arithmetic

By default, integer multiplication is done in software using the library function `__mulsi3`. Integer multiplication is done in hardware if the `-mno-xl-soft-mul mb-gcc` option is specified.

Integer divide and mod operations are done in software using the library functions `__divsi3` and `__modsi3`. The MicroBlaze processor can also be customized to use a hard divider, in which case the `div` instruction is used in place of the `__divsi3` library routine.

Double precision multiplication, division and mod functions are carried out by the library functions `__muldi3`, `__divdi3`, and `__moddi3` respectively.

The unsigned version of these operations correspond to the signed versions described above, but are prefixed with an `__u` instead of `__`.

Floating Point Arithmetic

All floating point addition, subtraction, multiplication, division, and conversions are implemented using software functions in the C library.

Thread Safety

The standard C library provided with SDK is not built for a multi-threaded environment. STDIO functions like `printf()`, `scanf()` and memory management functions like `malloc()` and `free()` are common examples of functions that are not thread-safe. When using the C library in a multi-threaded environment, proper mutual exclusion techniques must be used to protect thread unsafe functions.

Modules

- [Input/Output Functions](#)

Input/Output Functions

Overview

The SDK libraries contains standard C functions for I/O, such as `printf` and `scanf`. These functions are large and might not be suitable for embedded processors. The prototypes for these functions are available in the `stdio.h` file.

Note

The C standard I/O routines such as `printf`, `scanf`, `vfprintf` are, by default, line buffered. To change the buffering scheme to no buffering, you must call `setvbuf` appropriately. For example:

```
setvbuf (stdout, NULL, _IONBF, 0);
```

These Input/Output routines require that a newline is terminated with both a CR and LF. Ensure that your terminal CR/LF behavior corresponds to this requirement.

For more information on setting the standard input and standard output devices for a system, see *Embedded System Tools Reference Manual* (UG1043). In addition to the standard C functions, the SDK processors library provides the following smaller I/O functions:

Functions

- void `print` (char *)
- void `putnum` (int)
- void `xil_printf` (const *char ctrl1,...)

Function Documentation

void print (char *)

This function prints a string to the peripheral designated as standard output in the Microprocessor Software Specification (MSS) file. This function outputs the passed string as is and there is no interpretation of the string passed. For example, a `\n` passed is interpreted as a new line character and not as a carriage return and a new line as is the case with ANSI C `printf` function.

void putnum (int)

This function converts an integer to a hexadecimal string and prints it to the peripheral designated as standard output in the MSS file.

void xil_printf (const *char ctrl1, ...)

`xil_printf()` is a light-weight implementation of `printf`. It is much smaller in size (only 1 Kb). It does not have support for floating point numbers. `xil_printf()` also does not support printing of long (such as 64-bit) numbers.

About format string support:

The format string is composed of zero or more directives: ordinary characters (not %), which are copied unchanged to the output stream; and conversion specifications, each of which results in fetching zero or more subsequent arguments. Each conversion specification is introduced by the character %, and ends with a conversion specifier.

In between there can be (in order) zero or more flags, an optional minimum field width and an optional precision. Supported flag characters are:

The character % is followed by zero or more of the following flags:

- `0` The value should be zero padded. For `d`, `x` conversions, the converted value is padded on the left with zeros rather than blanks. If the `0` and `-` flags both appear, the `0` flag is ignored.
- `-` The converted value is to be left adjusted on the field boundary. (The default is right justification.) Except for `n` conversions, the converted value is padded on the right with blanks, rather than on the left with blanks or zeros. A `-` overrides a `0` if both are given.

About supported field widths

Field widths are represented with an optional decimal digit string (with a nonzero in the first digit) specifying a minimum field width. If the converted value has fewer characters than the field width, it is padded with spaces on the left (or right, if the left-adjustment flag has been given). The supported conversion specifiers are:

- `d` The int argument is converted to signed decimal notation.
- `l` The int argument is converted to a signed long notation.

- x The unsigned int argument is converted to unsigned hexadecimal notation. The letters abcdef are used for x conversions.
- c The int argument is converted to an unsigned char, and the resulting character is written.
- s The const char* argument is expected to be a pointer to an array of character type (pointer to a string).

Characters from the array are written up to (but not including) a terminating NULL character; if a precision is specified, no more than the number specified are written. If a precision s given, no null character need be present; if the precision is not specified, or is greater than the size of the array, the array must contain a terminating NULL character.



Standalone v7.1

Xilinx Hardware Abstraction Layer API

Overview

This section describes the Xilinx[®] Hardware Abstraction Layer API, These APIs are applicable for all processors supported by Xilinx.

Modules

- [Assert APIs](#)
 - [IO interfacing APIs](#)
 - [Definitions for available xilinx platforms](#)
 - [Data types for Xilinx Software IP Cores](#)
 - [Customized APIs for memory operations](#)
 - [Xilinx software status codes](#)
 - [Test utilities for memory and caches](#)
-

Assert APIs

Overview

The `xil_assert.h` file contains the assert related functions.

Macros

- `#define Xil_AssertVoid(Expression)`
- `#define Xil_AssertNonvoid(Expression)`
- `#define Xil_AssertVoidAlways()`
- `#define Xil_AssertNonvoidAlways()`

Typedefs

- `typedef void(* Xil_AssertCallback) (const char8 *File, s32 Line)`

Functions

- void [Xil_Assert](#) (const [char8](#) *File, s32 Line)
- void [XNullHandler](#) (void *NullParameter)
- void [Xil_AssertSetCallback](#) ([Xil_AssertCallback](#) Routine)

Variables

- u32 [Xil_AssertStatus](#)
- s32 [Xil_AssertWait](#)

Macro Definition Documentation

#define Xil_AssertVoid(*Expression*)

This assert macro is to be used for void functions. This in conjunction with the [Xil_AssertWait](#) boolean can be used to accomodate tests so that asserts which fail allow execution to continue.

Parameters

<i>Expression</i>	expression to be evaluated. If it evaluates to false, the assert occurs.
-------------------	--

Returns

Returns void unless the [Xil_AssertWait](#) variable is true, in which case no return is made and an infinite loop is entered.

#define Xil_AssertNonvoid(*Expression*)

This assert macro is to be used for functions that do return a value. This in conjunction with the [Xil_AssertWait](#) boolean can be used to accomodate tests so that asserts which fail allow execution to continue.

Parameters

<i>Expression</i>	expression to be evaluated. If it evaluates to false, the assert occurs.
-------------------	--

Returns

Returns 0 unless the [Xil_AssertWait](#) variable is true, in which case no return is made and an infinite loop is entered.

#define Xil_AssertVoidAlways()

Always assert. This assert macro is to be used for void functions. Use for instances where an assert should always occur.

Returns

Returns void unless the Xil_AssertWait variable is true, in which case no return is made and an infinite loop is entered.

#define Xil_AssertNonvoidAlways()

Always assert. This assert macro is to be used for functions that do return a value. Use for instances where an assert should always occur.

Returns

Returns void unless the Xil_AssertWait variable is true, in which case no return is made and an infinite loop is entered.

Typedef Documentation

typedef void(* Xil_AssertCallback) (const char8 *File, s32 Line)

This data type defines a callback to be invoked when an assert occurs. The callback is invoked only when asserts are enabled

Function Documentation

void Xil_Assert (const char8 * File, s32 Line)

Implement assert. Currently, it calls a user-defined callback function if one has been set. Then, it potentially enters an infinite loop depending on the value of the Xil_AssertWait variable.

Parameters

<i>file</i>	filename of the source
<i>line</i>	linenumber within File

Returns

None.

Note

None.

void XNullHandler (void * *NullParameter*)

Null handler function. This follows the XInterruptHandler signature for interrupt handlers. It can be used to assign a null handler (a stub) to an interrupt controller vector table.

Parameters

<i>NullParameter</i>	arbitrary void pointer and not used.
----------------------	--------------------------------------

Returns

None.

Note

None.

void Xil_AssertSetCallback (Xil_AssertCallback *Routine*)

Set up a callback function to be invoked when an assert occurs. If a callback is already installed, then it will be replaced.

Parameters

<i>routine</i>	callback to be invoked when an assert is taken
----------------	--

Returns

None.

Note

This function has no effect if NDEBUG is set

Variable Documentation

u32 Xil_AssertStatus

This variable allows testing to be done easier with asserts. An assert sets this variable such that a driver can evaluate this variable to determine if an assert occurred.

s32 Xil_AssertWait

This variable allows the assert functionality to be changed for testing such that it does not wait infinitely. Use the debugger to disable the waiting during testing of asserts.

IO interfacing APIs

Overview

The `xil_io.h` file contains the interface for the general IO component, which encapsulates the Input/Output functions for processors that do not require any special I/O handling.

Functions

- u16 [Xil_EndianSwap16](#) (u16 Data)
- u32 [Xil_EndianSwap32](#) (u32 Data)
- static INLINE u8 [Xil_In8](#) (UINTPTR Addr)
- static INLINE u16 [Xil_In16](#) (UINTPTR Addr)
- static INLINE u32 [Xil_In32](#) (UINTPTR Addr)
- static INLINE u64 [Xil_In64](#) (UINTPTR Addr)
- static INLINE void [Xil_Out8](#) (UINTPTR Addr, u8 Value)
- static INLINE void [Xil_Out16](#) (UINTPTR Addr, u16 Value)
- static INLINE void [Xil_Out32](#) (UINTPTR Addr, u32 Value)
- static INLINE void [Xil_Out64](#) (UINTPTR Addr, u64 Value)
- static INLINE u16 [Xil_In16LE](#) (UINTPTR Addr)
- static INLINE u32 [Xil_In32LE](#) (UINTPTR Addr)
- static INLINE void [Xil_Out16LE](#) (UINTPTR Addr, u16 Value)
- static INLINE void [Xil_Out32LE](#) (UINTPTR Addr, u32 Value)
- static INLINE u16 [Xil_In16BE](#) (UINTPTR Addr)
- static INLINE u32 [Xil_In32BE](#) (UINTPTR Addr)
- static INLINE void [Xil_Out16BE](#) (UINTPTR Addr, u16 Value)
- static INLINE void [Xil_Out32BE](#) (UINTPTR Addr, u32 Value)

Function Documentation

u16 Xil_EndianSwap16 (u16 Data)

Perform a 16-bit endian conversion.

Parameters

<i>Data</i>	16 bit value to be converted
-------------	------------------------------

Returns

converted value.

u32 Xil_EndianSwap32 (u32 Data)

Perform a 32-bit endian conversion.

Parameters

<i>Data</i>	32 bit value to be converted
-------------	------------------------------

Returns

converted value.

static INLINE u8 Xil_In8 (UINTPTR Addr) [static]

Performs an input operation for an 8-bit memory location by reading from the specified address and returning the Value read from that address.

Parameters

<i>Addr</i>	contains the address to perform the input operation at.
-------------	---

Returns

The Value read from the specified input address.

Note

None.

static INLINE u16 Xil_In16 (UINTPTR Addr) [static]

Performs an input operation for a 16-bit memory location by reading from the specified address and returning the Value read from that address.

Parameters

<i>Addr</i>	contains the address to perform the input operation at.
-------------	---

Returns

The Value read from the specified input address.

Note

None.

static INLINE u32 Xil_In32 (UINTPTR Addr) [static]

Performs an input operation for a 32-bit memory location by reading from the specified address and returning the Value read from that address.

Parameters

<i>Addr</i>	contains the address to perform the input operation at.
-------------	---

Returns

The Value read from the specified input address.

Note

None.

static INLINE u64 Xil_In64 (UINTPTR Addr) [static]

Performs an input operation for a 64-bit memory location by reading the specified Value to the the specified address.

Parameters

<i>Addr</i>	contains the address to perform the output operation at.
<i>Value</i>	contains the Value to be output at the specified address.

Returns

None.

Note

None.

static INLINE void Xil_Out8 (UINTPTR Addr, u8 Value) [static]

Performs an output operation for an 8-bit memory location by writing the specified Value to the the specified address.

Parameters

<i>Addr</i>	contains the address to perform the output operation at.
<i>Value</i>	contains the Value to be output at the specified address.

Returns

None.

Note

None.

static INLINE void Xil_Out16 (UINTPTR Addr, u16 Value) [static]

Performs an output operation for a 16-bit memory location by writing the specified Value to the the specified address.

Parameters

<i>Addr</i>	contains the address to perform the output operation at.
<i>Value</i>	contains the Value to be output at the specified address.

Returns

None.

Note

None.

static INLINE void Xil_Out32 (UINTPTR Addr, u32 Value) [static]

Performs an output operation for a 32-bit memory location by writing the specified Value to the the specified address.

Parameters

<i>Addr</i>	contains the address to perform the output operation at.
<i>Value</i>	contains the Value to be output at the specified address.

Returns

None.

Note

None.

static INLINE void Xil_Out64 (UINTPTR Addr, u64 Value) [static]

Performs an output operation for a 64-bit memory location by writing the specified Value to the the specified address.

Parameters

<i>Addr</i>	contains the address to perform the output operation at.
<i>Value</i>	contains the Value to be output at the specified address.

Returns

None.

Note

None.

static INLINE u16 Xil_In16LE (UINTPTR Addr) [static]

Perform a little-endian input operation for a 16-bit memory location by reading from the specified address and returning the value read from that address.

Parameters

<i>Addr</i>	contains the address at which to perform the input operation.
-------------	---

Returns

The value read from the specified input address with the proper endianness. The return value has the same endianness as that of the processor. For example, if the processor is big-endian, the return value is the byte-swapped value read from the address.

static INLINE u32 Xil_In32LE (UINTPTR Addr) [static]

Perform a little-endian input operation for a 32-bit memory location by reading from the specified address and returning the value read from that address.

Parameters

<i>Addr</i>	contains the address at which to perform the input operation.
-------------	---

Returns

The value read from the specified input address with the proper endianness. The return value has the same endianness as that of the processor. For example, if the processor is big-endian, the return value is the byte-swapped value read from the address.

static INLINE void Xil_Out16LE (UINTPTR Addr, u16 Value) [static]

Perform a little-endian output operation for a 16-bit memory location by writing the specified value to the specified address.

Parameters

<i>Addr</i>	contains the address at which to perform the output operation.
<i>Value</i>	contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is big-endian, the byteswapped value is written to the address.

static INLINE void Xil_Out32LE (UINTPTR Addr, u32 Value) [static]

Perform a little-endian output operation for a 32-bit memory location by writing the specified value to the specified address.

Parameters

<i>Addr</i>	contains the address at which to perform the output operation.
<i>Value</i>	contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is big-endian, the byteswapped value is written to the address.

static INLINE u16 Xil_In16BE (UINTPTR Addr) [static]

Perform an big-endian input operation for a 16-bit memory location by reading from the specified address and returning the value read from that address.

Parameters

<i>Addr</i>	contains the address at which to perform the input operation.
-------------	---

Returns

The value read from the specified input address with the proper endianness. The return value has the same endianness as that of the processor. For example, if the processor is little-endian, the return value is the byte-swapped value read from the address.

static INLINE u32 Xil_In32BE (UINTPTR Addr) [static]

Perform a big-endian input operation for a 32-bit memory location by reading from the specified address and returning the value read from that address.

Parameters

<i>Addr</i>	contains the address at which to perform the input operation.
-------------	---

Returns

The value read from the specified input address with the proper endianness. The return value has the same endianness as that of the processor. For example, if the processor is little-endian, the return value is the byte-swapped value read from the address.

static INLINE void Xil_Out16BE (UINTPTR Addr, u16 Value) [static]

Perform a big-endian output operation for a 16-bit memory location by writing the specified value to the specified address.

Parameters

<i>Addr</i>	contains the address at which to perform the output operation.
<i>Value</i>	contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is little-endian, the byteswapped value is written to the address.

static INLINE void Xil_Out32BE (UINTPTR Addr, u32 Value) [static]

Perform a big-endian output operation for a 32-bit memory location by writing the specified value to the specified address.

Parameters

<i>Addr</i>	contains the address at which to perform the output operation.
<i>Value</i>	contains the value to be output at the specified address. The value has the same endianness as that of the processor. For example, if the processor is little-endian, the byteswapped value is written to the address.

Definitions for available xilinx platforms

Overview

The `xplatform_info.h` file contains definitions for various available Xilinx® platforms.

Functions

- u32 [XGetPlatform_Info \(\)](#)
- u32 [XGetPSVersion_Info \(\)](#)
- u32 [XGet_Zynq_UltraMp_Platform_info \(\)](#)

Function Documentation

u32 XGetPlatform_Info ()

This API is used to provide information about platform.

Parameters

<i>None.</i>	
--------------	--

Returns

The information about platform defined in `xplatform_info.h`

u32 XGetPSVersion_Info ()

This API is used to provide information about PS Silicon version.

Parameters

None.	
-------	--

Returns

The information about PS Silicon version.

u32 XGet_Zynq_UltraMp_Platform_info ()

This API is used to provide information about zynq ultrascale MP platform.

Parameters

None.	
-------	--

Returns

The information about zynq ultrascale MP platform defined in xplatform_info.h

Data types for Xilinx Software IP Cores

Overview

The `xil_types.h` file contains basic types for Xilinx® software IP cores. These data types are applicable for all processors supported by Xilinx.

Macros

- #define [XIL_COMPONENT_IS_READY](#)
- #define [XIL_COMPONENT_IS_STARTED](#)

New types

New simple types.

- typedef uint8_t **u8**
- typedef uint16_t **u16**
- typedef uint32_t **u32**
- typedef char **char8**
- typedef int8_t **s8**
- typedef int16_t **s16**

- typedef int32_t **s32**
- typedef int64_t **s64**
- typedef uint64_t **u64**
- typedef int **sint32**
- typedef intptr_t **INTPTR**
- typedef uintptr_t **UINTPTR**
- typedef ptrdiff_t **PTRDIFF**
- typedef long **LONG**
- typedef unsigned long **ULONG**
- typedef void(* [XInterruptHandler](#)) (void *InstancePtr)
- typedef void(* [XExceptionHandler](#)) (void *InstancePtr)
- #define **__XUINT64__**
- #define [XUINT64_MSW\(x\)](#)
- #define [XUINT64_LSW\(x\)](#)
- #define **ULONG64_HI_MASK**
- #define **ULONG64_LO_MASK**
- #define [UPPER_32_BITS\(n\)](#)
- #define [LOWER_32_BITS\(n\)](#)

Macro Definition Documentation

#define XIL_COMPONENT_IS_READY

component has been initialized

#define XIL_COMPONENT_IS_STARTED

component has been started

#define XUINT64_MSW(x)

Return the most significant half of the 64 bit data type.

Parameters

x	is the 64 bit word.
---	---------------------

Returns

The upper 32 bits of the 64 bit word.

#define XUINT64_LSW(x)

Return the least significant half of the 64 bit data type.

Parameters

<i>x</i>	is the 64 bit word.
----------	---------------------

Returns

The lower 32 bits of the 64 bit word.

#define UPPER_32_BITS(n)

return bits 32-63 of a number

Parameters

<i>n</i>	: the number we're accessing
----------	------------------------------

Returns

bits 32-63 of number

Note

A basic shift-right of a 64- or 32-bit quantity. Use this to suppress the "right shift count >= width of type" warning when that quantity is 32-bits.

#define LOWER_32_BITS(n)

return bits 0-31 of a number

Parameters

<i>n</i>	: the number we're accessing
----------	------------------------------

Returns

bits 0-31 of number

Typedef Documentation

typedef uint8_t u8

guarded against xbasic_types.h.

typedef char char8

xbasic_types.h does not typedef s* or u64

typedef void(* XInterruptHandler) (void *InstancePtr)

This data type defines an interrupt handler for a device. The argument points to the instance of the component

typedef void(* XExceptionHandler) (void *InstancePtr)

This data type defines an exception handler for a processor. The argument points to the instance of the component

Customized APIs for memory operations

Overview

The `xil_mem.h` file contains prototypes for function related to memory operations. These APIs are applicable for all processors supported by Xilinx®.

Functions

- void [Xil_MemCpy](#) (void *dst, const void *src, u32 cnt)

Function Documentation

void Xil_MemCpy (void * dst, const void * src, u32 cnt)

This function copies memory from once location to other.

Parameters

<i>dst</i>	pointer pointing to destination memory
<i>src</i>	pointer pointing to source memory
<i>cnt</i>	32 bit length of bytes to be copied

Xilinx software status codes

Overview

The `xstatus.h` file contains Xilinx® software status codes. Status codes have their own data type called `int`. These codes are used throughout the Xilinx device drivers.

Test utilities for memory and caches

Overview

The `xil_testcache.h`, `xil_testio.h` and the `xil_testmem.h` files contain utility functions to test cache and memory. Details of supported tests and subtests are listed below.

- **Cache test** : `xil_testcache.h` contains utility functions to test cache.
- **I/O test** : The `Xil_testio.h` file contains endian related memory IO functions. A subset of the memory tests can be selected or all of the tests can be run in order. If there is an error detected by a subtest, the test stops and the failure code is returned. Further tests are not run even if all of the tests are selected.
- **Memory test** : The `xil_testmem.h` file contains utility functions to test memory. A subset of the memory tests can be selected or all of the tests can be run in order. If there is an error detected by a subtest, the test stops and the failure code is returned. Further tests are not run even if all of the tests are selected. Following are descriptions of Memory test subtests:
 - `XIL_TESTMEM_ALLMEMTESTS`: Runs all of the subtests.
 - `XIL_TESTMEM_INCREMENT`: Incrementing Value Test. This test starts at `XIL_TESTMEM_INIT_VALUE` and uses the incrementing value as the test value for memory.
 - `XIL_TESTMEM_WALKONES`: Walking Ones Test. This test uses a walking 1 as the test value for memory.


```
location 1 = 0x00000001
location 2 = 0x00000002
...
```
 - `XIL_TESTMEM_WALKZEROS`: Walking Zero's Test. This test uses the inverse value of the walking ones test as the test value for memory.


```
location 1 = 0xFFFFFFFF
location 2 = 0xFFFFFFF0
...
```
 - `XIL_TESTMEM_INVERSEADDR`: Inverse Address Test. This test uses the inverse of the address of the location under test as the test value for memory.
 - `XIL_TESTMEM_FIXEDPATTERN`: Fixed Pattern Test. This test uses the provided patterns as the test value for memory. If zero is provided as the pattern the test uses `0xDEADBEEF`.



WARNING: *The tests are **DESTRUCTIVE**. Run before any initialized memory spaces have been set up. The address provided to the memory tests is not checked for validity except for the NULL case. It is possible to provide a code-space pointer for this test to start with and ultimately destroy executable code causing random failures.*

Note

Used for spaces where the address range of the region is smaller than the data width. If the memory range is greater than 2 ** width, the patterns used in XIL_TESTMEM_WALKONES and XIL_TESTMEM_WALKZEROS will repeat on a boundary of a power of two making it more difficult to detect addressing errors. The XIL_TESTMEM_INCREMENT and XIL_TESTMEM_INVERSEADDR tests suffer the same problem. Ideally, if large blocks of memory are to be tested, break them up into smaller regions of memory to allow the test patterns used not to repeat over the region tested.

Functions

- s32 [Xil_TestIO8](#) (u8 *Addr, s32 Length, u8 Value)
- s32 [Xil_TestIO16](#) (u16 *Addr, s32 Length, u16 Value, s32 Kind, s32 Swap)
- s32 [Xil_TestIO32](#) (u32 *Addr, s32 Length, u32 Value, s32 Kind, s32 Swap)
- s32 [Xil_TestMem32](#) (u32 *Addr, u32 Words, u32 Pattern, u8 Subtest)
- s32 [Xil_TestMem16](#) (u16 *Addr, u32 Words, u16 Pattern, u8 Subtest)
- s32 [Xil_TestMem8](#) (u8 *Addr, u32 Words, u8 Pattern, u8 Subtest)

Memory subtests

- #define [XIL_TESTMEM_ALLMEMTESTS](#)
- #define [XIL_TESTMEM_INCREMENT](#)
- #define [XIL_TESTMEM_WALKONES](#)
- #define [XIL_TESTMEM_WALKZEROS](#)
- #define [XIL_TESTMEM_INVERSEADDR](#)
- #define [XIL_TESTMEM_FIXEDPATTERN](#)
- #define [XIL_TESTMEM_MAXTEST](#)

Macro Definition Documentation

#define XIL_TESTMEM_ALLMEMTESTS

See the detailed description of the subtests in the file description.

Function Documentation

s32 Xil_TestIO8 (u8 * *Addr*, s32 *Length*, u8 *Value*)

Perform a destructive 8-bit wide register IO test where the register is accessed using Xil_Out8 and Xil_In8, and comparing the written values by reading them back.

Parameters

<i>Addr</i>	a pointer to the region of memory to be tested.
<i>Length</i>	Length of the block.
<i>Value</i>	constant used for writing the memory.

Returns

- -1 is returned for a failure
- 0 is returned for a pass

s32 Xil_TestIO16 (u16 * *Addr*, s32 *Length*, u16 *Value*, s32 *Kind*, s32 *Swap*)

Perform a destructive 16-bit wide register IO test. Each location is tested by sequentially writing a 16-bit wide register, reading the register, and comparing value. This function tests three kinds of register IO functions, normal register IO, little-endian register IO, and big-endian register IO. When testing little/big-endian IO, the function performs the following sequence, Xil_Out16LE/Xil_Out16BE, Xil_In16, Compare In-Out values, Xil_Out16, Xil_In16LE/Xil_In16BE, Compare In-Out values. Whether to swap the read-in value before comparing is controlled by the 5th argument.

Parameters

<i>Addr</i>	a pointer to the region of memory to be tested.
<i>Length</i>	Length of the block.
<i>Value</i>	constant used for writing the memory.
<i>Kind</i>	Type of test. Acceptable values are: XIL_TESTIO_DEFAULT, XIL_TESTIO_LE, XIL_TESTIO_BE.
<i>Swap</i>	indicates whether to byte swap the read-in value.

Returns

- -1 is returned for a failure
- 0 is returned for a pass

s32 Xil_TestIO32 (u32 * *Addr*, s32 *Length*, u32 *Value*, s32 *Kind*, s32 *Swap*)

Perform a destructive 32-bit wide register IO test. Each location is tested by sequentially writing a 32-bit wide register, reading the register, and comparing value. This function tests three kinds of register IO functions, normal register IO, little-endian register IO, and big-endian register IO. When testing little/big-endian IO, the function perform the following sequence, Xil_Out32LE/ Xil_Out32BE, Xil_In32, Compare, Xil_Out32, Xil_In32LE/Xil_In32BE, Compare. Whether to swap the read-in value *before comparing is controlled by the 5th argument.

Parameters

<i>Addr</i>	a pointer to the region of memory to be tested.
<i>Length</i>	Length of the block.
<i>Value</i>	constant used for writing the memory.
<i>Kind</i>	type of test. Acceptable values are: XIL_TESTIO_DEFAULT, XIL_TESTIO_LE, XIL_TESTIO_BE.
<i>Swap</i>	indicates whether to byte swap the read-in value.

Returns

- -1 is returned for a failure
- 0 is returned for a pass

s32 Xil_TestMem32 (u32 * *Addr*, u32 *Words*, u32 *Pattern*, u8 *Subtest*)

Perform a destructive 32-bit wide memory test.

Parameters

<i>Addr</i>	pointer to the region of memory to be tested.
<i>Words</i>	length of the block.
<i>Pattern</i>	constant used for the constant pattern test, if 0, 0xDEADBEEF is used.
<i>Subtest</i>	test type selected. See xil_testmem.h for possible values.

Returns

- 0 is returned for a pass
- 1 is returned for a failure

Note

Used for spaces where the address range of the region is smaller than the data width. If the memory range is greater than 2 ** Width, the patterns used in XIL_TESTMEM_WALKONES and XIL_TESTMEM_WALKZEROS will repeat on a boundary of a power of two making it more difficult to detect addressing errors. The XIL_TESTMEM_INCREMENT and XIL_TESTMEM_INVERSEADDR tests suffer the same problem. Ideally, if large blocks of memory are to be tested, break them up into smaller regions of memory to allow the test patterns used not to repeat over the region tested.

s32 Xil_TestMem16 (u16 * *Addr*, u32 *Words*, u16 *Pattern*, u8 *Subtest*)

Perform a destructive 16-bit wide memory test.

Parameters

<i>Addr</i>	pointer to the region of memory to be tested.
<i>Words</i>	length of the block.
<i>Pattern</i>	constant used for the constant Pattern test, if 0, 0xDEADBEEF is used.
<i>Subtest</i>	type of test selected. See xil_testmem.h for possible values.

Returns

- -1 is returned for a failure
- 0 is returned for a pass

Note

Used for spaces where the address range of the region is smaller than the data width. If the memory range is greater than 2 ** Width, the patterns used in XIL_TESTMEM_WALKONES and XIL_TESTMEM_WALKZEROS will repeat on a boundry of a power of two making it more difficult to detect addressing errors. The XIL_TESTMEM_INCREMENT and XIL_TESTMEM_INVERSEADDR tests suffer the same problem. Ideally, if large blocks of memory are to be tested, break them up into smaller regions of memory to allow the test patterns used not to repeat over the region tested.

s32 Xil_TestMem8 (u8 * *Addr*, u32 *Words*, u8 *Pattern*, u8 *Subtest*)

Perform a destructive 8-bit wide memory test.

Parameters

<i>Addr</i>	pointer to the region of memory to be tested.
<i>Words</i>	length of the block.
<i>Pattern</i>	constant used for the constant pattern test, if 0, 0xDEADBEEF is used.
<i>Subtest</i>	type of test selected. See xil_testmem.h for possible values.

Returns

- -1 is returned for a failure
- 0 is returned for a pass

Note

Used for spaces where the address range of the region is smaller than the data width. If the memory range is greater than $2 \times \text{Width}$, the patterns used in XIL_TESTMEM_WALKONES and XIL_TESTMEM_WALKZEROS will repeat on a boundary of a power of two making it more difficult to detect addressing errors. The XIL_TESTMEM_INCREMENT and XIL_TESTMEM_INVERSEADDR tests suffer the same problem. Ideally, if large blocks of memory are to be tested, break them up into smaller regions of memory to allow the test patterns used not to repeat over the region tested.

Microblaze Processor API

Overview

This section provides a linked summary and detailed descriptions of the Microblaze Processor APIs.

Modules

- [Microblaze Pseudo-asm Macros and Interrupt handling APIs](#)
 - [Microblaze exception APIs](#)
 - [Microblaze Processor Cache APIs](#)
 - [MicroBlaze Processor FSL Macros](#)
 - [Microblaze PVR access routines and macros](#)
 - [Sleep Routines for Microblaze](#)
-

Microblaze Pseudo-asm Macros and Interrupt handling APIs

Overview

Standalone includes macros to provide convenient access to various registers in the MicroBlaze processor. Some of these macros are very useful within exception handlers for retrieving information about the exception. Also, the interrupt handling functions help manage interrupt handling on MicroBlaze processor devices. To use these functions, include the header file `mb_interface.h` in your source code

Functions

- void [microblaze_register_handler](#) (XInterruptHandler Handler, void *DataPtr)
- void [microblaze_register_exception_handler](#) (u32 ExceptionId, Xil_ExceptionHandler Handler, void *DataPtr)

Microblaze pseudo-asm macros

The following is a summary of the MicroBlaze processor pseudo-asm macros.

- #define `mfgpr`(`rn`)
- #define `mfmsr`()
- #define `mfear`()
- #define `mfeare`()
- #define `mfesr`()
- #define `mffsr`()

Macro Definition Documentation

#define `mfgpr`(`rn`)

Return value from the general purpose register (GPR) `rn`.

Parameters

<code>rn</code>	General purpose register to be read.
-----------------	--------------------------------------

#define `mfmsr`()

Return the current value of the MSR.

Parameters

<i>None</i>	
-------------	--

#define `mfear`()

Return the current value of the Exception Address Register (EAR).

Parameters

<i>None</i>	
-------------	--

#define `mfesr`()

Return the current value of the Exception Status Register (ESR).

Parameters

<i>None</i>	
-------------	--

#define mffsr()

Return the current value of the Floating Point Status (FPS).

Parameters

None	
------	--

Function Documentation

void microblaze_register_handler (*XInterruptHandler Handler*, void * *DataPtr*)

Registers a top-level interrupt handler for the MicroBlaze. The argument provided in this call as the *DataPtr* is used as the argument for the handler when it is called.

Parameters

<i>Handler</i>	Top level handler.
<i>DataPtr</i>	a reference to data that will be passed to the handler when it gets called.

Returns

None.

void microblaze_register_exception_handler (u32 *ExceptionId*, *Xil_ExceptionHandler Handler*, void * *DataPtr*)

Registers an exception handler for the MicroBlaze. The argument provided in this call as the *DataPtr* is used as the argument for the handler when it is called.

Parameters

<i>ExceptionId</i>	is the id of the exception to register this handler for.
<i>Top</i>	level handler.
<i>DataPtr</i>	is a reference to data that will be passed to the handler when it gets called.

Returns

None.

Note

None.

Microblaze exception APIs

Overview

The `xil_exception.h` file, available in the `<install-directory>/src/microblaze` folder, contains Microblaze specific exception related APIs and macros. Application programs can use these APIs for various exception related operations. For example, enable exception, disable exception, register exception handler.

Note

To use exception related functions, `xil_exception.h` must be added in source code

Data Structures

- struct [MB_ExceptionVectorTableEntry](#)

Typedefs

- typedef void(* [Xil_ExceptionHandler](#)) (void *Data)
- typedef void(* [XInterruptHandler](#)) (void *InstancePtr)

Functions

- void [Xil_ExceptionInit](#) (void)
- void [Xil_ExceptionEnable](#) (void)
- void [Xil_ExceptionDisable](#) (void)
- void [Xil_ExceptionRegisterHandler](#) (u32 Id, [Xil_ExceptionHandler](#) Handler, void *Data)
- void [Xil_ExceptionRemoveHandler](#) (u32 Id)

Data Structure Documentation

struct [MB_ExceptionVectorTableEntry](#)

Currently HAL is an augmented part of standalone BSP, so the old definition of [MB_ExceptionVectorTableEntry](#) is used here.

Typedef Documentation

typedef void(* Xil_ExceptionHandler) (void *Data)

This typedef is the exception handler function.

typedef void(* XInterruptHandler) (void *InstancePtr)

This data type defines an interrupt handler for a device. The argument points to the instance of the component

Function Documentation

void Xil_ExceptionInit (void)

Initialize exception handling for the processor. The exception vector table is setup with the stub handler for all exceptions.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

void Xil_ExceptionEnable (void)

Enable Exceptions.

Returns

None.

void Xil_ExceptionDisable (void)

Disable Exceptions.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

```
void Xil_ExceptionRegisterHandler ( u32 Id, Xil_ExceptionHandler Handler, void * Data )
```

Makes the connection between the Id of the exception source and the associated handler that is to run when the exception is recognized. The argument provided in this call as the DataPtr is used as the argument for the handler when it is called.

Parameters

<i>Id</i>	contains the 32 bit ID of the exception source and should be XIL_EXCEPTION_INT or be in the range of 0 to XIL_EXCEPTION_LAST. See xil_mach_exception.h for further information.
<i>Handler</i>	handler function to be registered for exception
<i>Data</i>	a reference to data that will be passed to the handler when it gets called.

```
void Xil_ExceptionRemoveHandler ( u32 Id )
```

Removes the handler for a specific exception Id. The stub handler is then registered for this exception Id.

Parameters

<i>Id</i>	contains the 32 bit ID of the exception source and should be XIL_EXCEPTION_INT or in the range of 0 to XIL_EXCEPTION_LAST. See xexception_l.h for further information.
-----------	--

Microblaze Processor Cache APIs

Overview

Cache functions provide access to cache related operations such as flush and invalidate for instruction and data caches. It gives option to perform the cache operations on a single cacheline, a range of memory and an entire cache.

Note

Macros

- void [Xil_L1DCacheInvalidate\(\)](#)
- void [Xil_L2CacheInvalidate\(\)](#)
- void [Xil_L1DCacheInvalidateRange\(Addr, Len\)](#)
- void [Xil_L2CacheInvalidateRange\(Addr, Len\)](#)
- void [Xil_L1DCacheFlushRange\(Addr, Len\)](#)
- void [Xil_L2CacheFlushRange\(Addr, Len\)](#)

- void [Xil_L1DCacheFlush\(\)](#)
- void [Xil_L2CacheFlush\(\)](#)
- void [Xil_L1ICacheInvalidateRange\(Addr, Len\)](#)
- void [Xil_L1ICacheInvalidate\(\)](#)
- void [Xil_L1DCacheEnable\(\)](#)
- void [Xil_L1DCacheDisable\(\)](#)
- void [Xil_L1ICacheEnable\(\)](#)
- void [Xil_L1ICacheDisable\(\)](#)
- void [Xil_DCacheEnable\(\)](#)
- void [Xil_ICacheEnable\(\)](#)

Functions

- void [Xil_DCacheDisable](#) (void)
- void [Xil_ICacheDisable](#) (void)

Macro Definition Documentation

void [Xil_L1DCacheInvalidate\(\)](#)

Invalidate the entire L1 data cache. If the cacheline is modified (dirty), the modified contents are lost.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

Processor must be in real mode.

void [Xil_L2CacheInvalidate\(\)](#)

Invalidate the entire L2 data cache. If the cacheline is modified (dirty), the modified contents are lost.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

Processor must be in real mode.

void Xil_L1DCacheInvalidateRange(*Addr*, *Len*)

Invalidate the L1 data cache for the given address range. If the bytes specified by the address (*Addr*) are cached by the L1 data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost.

Parameters

<i>Addr</i>	is address of range to be invalidated.
<i>Len</i>	is the length in bytes to be invalidated.

Returns

None.

Note

Processor must be in real mode.

void Xil_L2CacheInvalidateRange(*Addr*, *Len*)

Invalidate the L1 data cache for the given address range. If the bytes specified by the address (*Addr*) are cached by the L1 data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost.

Parameters

<i>Addr</i>	address of range to be invalidated.
<i>Len</i>	length in bytes to be invalidated.

Returns

None.

Note

Processor must be in real mode.

void Xil_L1DCacheFlushRange(Addr, Len)

Flush the L1 data cache for the given address range. If the bytes specified by the address (*Addr*) are cached by the data cache, and is modified (dirty), the cacheline will be written to system memory. The cacheline will also be invalidated.

Parameters

<i>Addr</i>	the starting address of the range to be flushed.
<i>Len</i>	length in byte to be flushed.

Returns

None.

void Xil_L2CacheFlushRange(Addr, Len)

Flush the L2 data cache for the given address range. If the bytes specified by the address (*Addr*) are cached by the data cache, and is modified (dirty), the cacheline will be written to system memory. The cacheline will also be invalidated.

Parameters

<i>Addr</i>	the starting address of the range to be flushed.
<i>Len</i>	length in byte to be flushed.

Returns

None.

void Xil_L1DCacheFlush()

Flush the entire L1 data cache. If any cacheline is dirty, the cacheline will be written to system memory. The entire data cache will be invalidated.

Returns

None.

void Xil_L2CacheFlush()

Flush the entire L2 data cache. If any cacheline is dirty, the cacheline will be written to system memory. The entire data cache will be invalidated.

Returns

None.

void Xil_L1ICacheInvalidateRange(Addr, Len)

Invalidate the instruction cache for the given address range.

Parameters

<i>Addr</i>	is address of range to be invalidated.
<i>Len</i>	is the length in bytes to be invalidated.

Returns

None.

void Xil_L1ICacheInvalidate()

Invalidate the entire instruction cache.

Parameters

<i>None</i>	
-------------	--

Returns

None.

void Xil_L1DCacheEnable()

Enable the L1 data cache.

Returns

None.

void Xil_L1DCacheDisable()

Disable the L1 data cache.

Returns

None.

Note

This is processor specific.

void Xil_L1ICacheEnable()

Enable the instruction cache.

Returns

None.

Note

This is processor specific.

void Xil_L1ICacheDisable()

Disable the L1 Instruction cache.

Returns

None.

Note

This is processor specific.

void Xil_DCacheEnable()

Enable the data cache.

Parameters

<i>None</i>	
-------------	--

Returns

None.

void Xil_ICacheEnable()

Enable the instruction cache.

Parameters

<i>None</i>	
-------------	--

Returns

None.

Note

Function Documentation

void Xil_DCACHEDisable (void)

Disable the data cache.

Parameters

None	
------	--

Returns

None.

void Xil_ICACHEDisable (void)

Disable the instruction cache.

Parameters

None	
------	--

Returns

None.

MicroBlaze Processor FSL Macros

Overview

Microblaze BSP includes macros to provide convenient access to accelerators connected to the MicroBlaze Fast Simplex Link (FSL) Interfaces. To use these functions, include the header file `fsl.h` in your source code

Macros

- #define [getfslx](#)(val, id, flags)
- #define [putfslx](#)(val, id, flags)
- #define [tgetfslx](#)(val, id, flags)
- #define [tputfslx](#)(id, flags)
- #define [getdfslx](#)(val, var, flags)
- #define [putdfslx](#)(val, var, flags)
- #define [tgetdfslx](#)(val, var, flags)
- #define [tputdfslx](#)(var, flags)

Macro Definition Documentation

#define getfslx(*val*, *id*, *flags*)

Performs a get function on an input FSL of the MicroBlaze processor

Parameters

<i>val</i>	variable to sink data from get function
<i>id</i>	literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later)
<i>flags</i>	valid FSL macro flags

#define putfslx(*val*, *id*, *flags*)

Performs a put function on an input FSL of the MicroBlaze processor

Parameters

<i>val</i>	variable to source data to put function
<i>id</i>	literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later)
<i>flags</i>	valid FSL macro flags

#define tgetfslx(*val*, *id*, *flags*)

Performs a test get function on an input FSL of the MicroBlaze processor

Parameters

<i>val</i>	variable to sink data from get function
<i>id</i>	literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later)
<i>flags</i>	valid FSL macro flags

#define tputfslx(*id*, *flags*)

Performs a put function on an input FSL of the MicroBlaze processor

Parameters

<i>id</i>	FSL identifier
<i>flags</i>	valid FSL macro flags

#define getdfsIx(val, var, flags)

Performs a getd function on an input FSL of the MicroBlaze processor

Parameters

<i>val</i>	variable to sink data from getd function
<i>var</i>	literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later)
<i>flags</i>	valid FSL macro flags

#define putdfsIx(val, var, flags)

Performs a putd function on an input FSL of the MicroBlaze processor

Parameters

<i>val</i>	variable to source data to putd function
<i>var</i>	literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later)
<i>flags</i>	valid FSL macro flags

#define tgetdfsIx(val, var, flags)

Performs a test getd function on an input FSL of the MicroBlaze processor;

Parameters

<i>val</i>	variable to sink data from getd function
<i>var</i>	literal in the range of 0 to 7 (0 to 15 for MicroBlaze v7.00.a and later)
<i>flags</i>	valid FSL macro flags

#define tputdfsIx(var, flags)

Performs a put function on an input FSL of the MicroBlaze processor

Parameters

<i>var</i>	FSL identifier
<i>flags</i>	valid FSL macro flags

Microblaze PVR access routines and macros

Overview

MicroBlaze processor v5.00.a and later versions have configurable Processor Version Registers (PVRs). The contents of the PVR are captured using the `pvr_t` data structure, which is defined as an array of 32-bit words, with each word corresponding to a PVR register on hardware. The number of PVR words is determined by the number of PVRs configured in the hardware. You should not attempt to access PVR registers that are not present in hardware, as the `pvr_t` data structure is resized to hold only as many PVRs as are present in hardware. To access information in the PVR:

1. Use the [microblaze_get_pvr\(\)](#) function to populate the PVR data into a `pvr_t` data structure.
2. In subsequent steps, you can use any one of the PVR access macros list to get individual data stored in the PVR.
3. `pvr.h` header file must be included to source to use PVR macros.

Macros

- #define [MICROBLAZE_PVR_IS_FULL\(_pvr\)](#)
- #define [MICROBLAZE_PVR_USE_BARREL\(_pvr\)](#)
- #define [MICROBLAZE_PVR_USE_DIV\(_pvr\)](#)
- #define [MICROBLAZE_PVR_USE_HW_MUL\(_pvr\)](#)
- #define [MICROBLAZE_PVR_USE_FPU\(_pvr\)](#)
- #define [MICROBLAZE_PVR_USE_ICACHE\(_pvr\)](#)
- #define [MICROBLAZE_PVR_USE_DCACHE\(_pvr\)](#)
- #define [MICROBLAZE_PVR_MICROBLAZE_VERSION\(_pvr\)](#)
- #define [MICROBLAZE_PVR_USER1\(_pvr\)](#)
- #define [MICROBLAZE_PVR_USER2\(_pvr\)](#)
- #define [MICROBLAZE_PVR_D_LMB\(_pvr\)](#)
- #define [MICROBLAZE_PVR_D_PLB\(_pvr\)](#)
- #define [MICROBLAZE_PVR_I_LMB\(_pvr\)](#)
- #define [MICROBLAZE_PVR_I_PLB\(_pvr\)](#)
- #define [MICROBLAZE_PVR_INTERRUPT_IS_EDGE\(_pvr\)](#)
- #define [MICROBLAZE_PVR_EDGE_IS_POSITIVE\(_pvr\)](#)
- #define [MICROBLAZE_PVR_INTERCONNECT\(_pvr\)](#)
- #define [MICROBLAZE_PVR_USE_MUL64\(_pvr\)](#)
- #define [MICROBLAZE_PVR_OPCODE_0x0_ILLEGAL\(_pvr\)](#)

- #define MICROBLAZE_PVR_UNALIGNED_EXCEPTION(_pvr)
- #define MICROBLAZE_PVR_ILL_OPCODE_EXCEPTION(_pvr)
- #define MICROBLAZE_PVR_IPLB_BUS_EXCEPTION(_pvr)
- #define MICROBLAZE_PVR_DPLB_BUS_EXCEPTION(_pvr)
- #define MICROBLAZE_PVR_DIV_ZERO_EXCEPTION(_pvr)
- #define MICROBLAZE_PVR_FPU_EXCEPTION(_pvr)
- #define MICROBLAZE_PVR_FSL_EXCEPTION(_pvr)
- #define MICROBLAZE_PVR_DEBUG_ENABLED(_pvr)
- #define MICROBLAZE_PVR_NUMBER_OF_PC_BRK(_pvr)
- #define MICROBLAZE_PVR_NUMBER_OF_RD_ADDR_BRK(_pvr)
- #define MICROBLAZE_PVR_NUMBER_OF_WR_ADDR_BRK(_pvr)
- #define MICROBLAZE_PVR_FSL_LINKS(_pvr)
- #define MICROBLAZE_PVR_ICACHE_ADDR_TAG_BITS(_pvr)
- #define MICROBLAZE_PVR_ICACHE_ALLOW_WR(_pvr)
- #define MICROBLAZE_PVR_ICACHE_LINE_LEN(_pvr)
- #define MICROBLAZE_PVR_ICACHE_BYTE_SIZE(_pvr)
- #define MICROBLAZE_PVR_DCACHE_ADDR_TAG_BITS(_pvr)
- #define MICROBLAZE_PVR_DCACHE_ALLOW_WR(_pvr)
- #define MICROBLAZE_PVR_DCACHE_LINE_LEN(_pvr)
- #define MICROBLAZE_PVR_DCACHE_BYTE_SIZE(_pvr)
- #define MICROBLAZE_PVR_ICACHE_BASEADDR(_pvr)
- #define MICROBLAZE_PVR_ICACHE_HIGHADDR(_pvr)
- #define MICROBLAZE_PVR_DCACHE_BASEADDR(_pvr)
- #define MICROBLAZE_PVR_DCACHE_HIGHADDR(_pvr)
- #define MICROBLAZE_PVR_TARGET_FAMILY(_pvr)
- #define MICROBLAZE_PVR_MSR_RESET_VALUE(_pvr)
- #define MICROBLAZE_PVR_MMU_TYPE(_pvr)

Functions

- int [microblaze_get_pvr](#) (pvr_t *pvr)

Macro Definition Documentation

#define MICROBLAZE_PVR_IS_FULL(*_pvr*)

Return non-zero integer if PVR is of type FULL, 0 if basic

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_USE_BARREL(*_pvr*)

Return non-zero integer if hardware barrel shifter present.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_USE_DIV(*_pvr*)

Return non-zero integer if hardware divider present.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_USE_HW_MUL(*_pvr*)

Return non-zero integer if hardware multiplier present.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_USE_FPU(*_pvr*)

Return non-zero integer if hardware floating point unit (FPU) present.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_USE_ICACHE(*_pvr*)

Return non-zero integer if I-cache present.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_USE_DCACHE(*_pvr*)

Return non-zero integer if D-cache present.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_MICROBLAZE_VERSION(*_pvr*)

Return MicroBlaze processor version encoding. Refer to the MicroBlaze Processor Reference Guide (UG081) for mappings from encodings to actual hardware versions.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_USER1(*_pvr*)

Return the USER1 field stored in the PVR.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_USER2(*_pvr*)

Return the USER2 field stored in the PVR.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_D_LMB(*_pvr*)

Return non-zero integer if Data Side PLB interface is present.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_D_PLB(*_pvr*)

Return non-zero integer if Data Side PLB interface is present.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_I_LMB(*_pvr*)

Return non-zero integer if Instruction Side Local Memory Bus (LMB) interface present.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_I_PLB(*_pvr*)

Return non-zero integer if Instruction Side PLB interface present.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_INTERRUPT_IS_EDGE(*_pvr*)

Return non-zero integer if interrupts are configured as edge-triggered.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_EDGE_IS_POSITIVE(*_pvr*)

Return non-zero integer if interrupts are configured as positive edge triggered.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_INTERCONNECT(*_pvr*)

Return non-zero if MicroBlaze processor has PLB interconnect; otherwise return zero.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_USE_MUL64(*_pvr*)

Return non-zero integer if MicroBlaze processor supports 64-bit products for multiplies.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_OPCODE_0x0_ILLEGAL(*_pvr*)

Return non-zero integer if opcode 0x0 is treated as an illegal opcode. multiplies.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_UNALIGNED_EXCEPTION(*_pvr*)

Return non-zero integer if unaligned exceptions are supported.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_ILL_OPCODE_EXCEPTION(*_pvr*)

Return non-zero integer if illegal opcode exceptions are supported.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_IPLB_BUS_EXCEPTION(*_pvr*)

Return non-zero integer if I-PLB exceptions are supported.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_DPLB_BUS_EXCEPTION(*_pvr*)

Return non-zero integer if I-PLB exceptions are supported.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_DIV_ZERO_EXCEPTION(*_pvr*)

Return non-zero integer if divide by zero exceptions are supported.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_FPU_EXCEPTION(*_pvr*)

Return non-zero integer if FPU exceptions are supported.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_FSL_EXCEPTION(*_pvr*)

Return non-zero integer if FSL exceptions are present.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_DEBUG_ENABLED(*_pvr*)

Return non-zero integer if debug is enabled.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_NUMBER_OF_PC_BRK(*_pvr*)

Return the number of hardware PC breakpoints available.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_NUMBER_OF_RD_ADDR_BRK(*_pvr*)

Return the number of read address hardware watchpoints supported.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_NUMBER_OF_WR_ADDR_BRK(*_pvr*)

Return the number of write address hardware watchpoints supported.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_FSL_LINKS(*_pvr*)

Return the number of FSL links present.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_ICACHE_ADDR_TAG_BITS(*_pvr*)

Return the number of address tag bits for the I-cache.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_ICACHE_ALLOW_WR(*_pvr*)

Return non-zero if writes to I-caches are allowed.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_ICACHE_LINE_LEN(*_pvr*)

Return the length of each I-cache line in bytes.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_ICACHE_BYTE_SIZE(*_pvr*)

Return the size of the D-cache in bytes.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_DCACHE_ADDR_TAG_BITS(*_pvr*)

Return the number of address tag bits for the D-cache.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_DCACHE_ALLOW_WR(*_pvr*)

Return non-zero if writes to D-cache are allowed.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_DCACHE_LINE_LEN(*_pvr*)

Return the length of each line in the D-cache in bytes.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_DCACHE_BYTE_SIZE(*_pvr*)

Return the size of the D-cache in bytes.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_ICACHE_BASEADDR(*_pvr*)

Return the base address of the I-cache.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_ICACHE_HIGHADDR(*_pvr*)

Return the high address of the I-cache.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_DCACHE_BASEADDR(*_pvr*)

Return the base address of the D-cache.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_DCACHE_HIGHADDR(*_pvr*)

Return the high address of the D-cache.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_TARGET_FAMILY(*_pvr*)

Return the encoded target family identifier.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_MSR_RESET_VALUE(*_pvr*)

Refer to the MicroBlaze Processor Reference Guide (UG081) for mappings from encodings to target family name strings.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

#define MICROBLAZE_PVR_MMU_TYPE(*_pvr*)

Returns the value of C_USE_MMU. Refer to the MicroBlaze Processor Reference Guide (UG081) for mappings from MMU type values to MMU function.

Parameters

<i>_pvr</i>	pvr data structure
-------------	--------------------

Function Documentation

int microblaze_get_pvr (pvr_t * pvr)

Populate the PVR data structure to which pvr points with the values of the hardware PVR registers.

Parameters

<i>pvr-</i>	address of PVR data structure to be populated
-------------	---

Returns

0 - SUCCESS -1 - FAILURE

Sleep Routines for Microblaze

Overview

microblaze_sleep.h contains microblaze sleep APIs. These APIs provides delay for requested duration.

Note

microblaze_sleep.h may contain architecture-dependent items.

Functions

- void [MB_Sleep](#) (u32 MilliSeconds) __attribute__((__deprecated__))

Function Documentation

void MB_Sleep (u32 *MilliSeconds*)

Provides delay for requested duration..

Parameters

<i>MilliSeconds-</i>	Delay time in milliseconds.
----------------------	-----------------------------

Returns

None.

Note

Instruction cache should be enabled for this to work.

Cortex R5 Processor API

Overview

Standalone BSP contains boot code, cache, exception handling, file and memory management, configuration, time and processor-specific include functions. It supports gcc compiler. This section provides a linked summary and detailed descriptions of the Cortex R5 processor APIs.

Modules

- [Cortex R5 Processor Boot Code](#)
 - [Cortex R5 Processor MPU specific APIs](#)
 - [Cortex R5 Processor Cache Functions](#)
 - [Cortex R5 Time Functions](#)
 - [Cortex R5 Event Counters Functions](#)
 - [Cortex R5 Processor Specific Include Files](#)
-

Cortex R5 Processor Boot Code

Overview

The boot .S file contains a minimal set of code for transferring control from the processor's reset location to the start of the application. The boot code performs minimum configuration which is required for an application to run starting from processor's reset state. Below is a sequence illustrating what all configuration is performed before control reaches to main function.

1. Program vector table base for exception handling
2. Program stack pointer for various modes (IRQ, FIQ, supervisor, undefine, abort, system)
3. Disable instruction cache, data cache and MPU
4. Invalidate instruction and data cache
5. Configure MPU with short descriptor translation table format and program base address of translation table
6. Enable data cache, instruction cache and MPU

7. Enable Floating point unit
8. Transfer control to `_start` which clears BSS sections and jumping to main application

Cortex R5 Processor MPU specific APIs

Overview

MPU functions provides access to MPU operations such as enable MPU, disable MPU and set attribute for section of memory. Boot code invokes `Init_MPU` function to configure the MPU. A total of 10 MPU regions are allocated with another 6 being free for users. Overview of the memory attributes for different MPU regions is as given below,

	Memory Range	Attributes of MPURegion	Note
DDR	0x00000000 - 0x7FFFFFFF	Normal write-back Cacheable	For a system where DDR is less than 2GB, region after DDR and before PL is marked as undefined in translation table
PL	0x80000000 - 0xBFFFFFFF	Strongly Ordered	
QSPI	0xC0000000 - 0xDFFFFFFF	Device Memory	
PCIe	0xE0000000 - 0xEFFFFFFF	Device Memory	
STM_CORESIGHT	0xF8000000 - 0xF8FFFFFF	Device Memory	

	Memory Range	Attributes of MPURegion	Note
RPU_R5_GIC	0xF9000000 - 0xF90FFFFFFF	Device Memory	
FPS	0xFD000000 - 0xFDFFFFFFFF	Device Memory	
LPS	0xFE000000 - 0xFFFFFFFF	Device Memory	0xFE000000 - 0xFEFFFFFF upper LPS slaves, 0xFF000000 - 0xFFFFFFFF lower LPS slaves
OCM	0xFFFC0000 - 0xFFFFFFFF	Normal write-back Cacheable	

Functions

- void [Xil_SetTlbAttributes](#) (INTPTR Addr, u32 attrib)
- void [Xil_EnableMPU](#) (void)
- void [Xil_DisableMPU](#) (void)
- void [Xil_SetMPURegion](#) (INTPTR addr, u64 size, u32 attrib)

Function Documentation

void [Xil_SetTlbAttributes](#) (INTPTR *addr*, u32 *attrib*)

This function sets the memory attributes for a section covering 1MB, of memory in the translation table.

Parameters

<i>Addr</i>	32-bit address for which memory attributes need to be set.
<i>attrib</i>	Attribute for the given memory region.

Returns

None.

void Xil_EnableMPU (void)

Enable MPU for Cortex R5 processor. This function invalidates I cache and flush the D Caches, and then enables the MPU.

Parameters

None.	
-------	--

Returns

None.

void Xil_DisableMPU (void)

Disable MPU for Cortex R5 processors. This function invalidates I cache and flush the D Caches, and then disabes the MPU.

Parameters

None.	
-------	--

Returns

None.

void Xil_SetMPURegion (INTPTR *addr*, u64 *size*, u32 *attrib*)

Set the memory attributes for a section of memory in the translation table.

Parameters

<i>Addr</i>	32-bit address for which memory attributes need to be set..
<i>size</i>	size is the size of the region.
<i>attrib</i>	Attribute for the given memory region.

Returns

None.

Cortex R5 Processor Cache Functions

Overview

Cache functions provide access to cache related operations such as flush and invalidate for instruction and data caches. It gives option to perform the cache operations on a single cacheline, a range of memory and an entire cache.

Functions

- void [Xil_DCACHEEnable](#) (void)
- void [Xil_DCACHEDisable](#) (void)
- void [Xil_DCACHEInvalidate](#) (void)
- void [Xil_DCACHEInvalidateRange](#) (INTPTR adr, u32 len)
- void [Xil_DCACHEFlush](#) (void)
- void [Xil_DCACHEFlushRange](#) (INTPTR adr, u32 len)
- void [Xil_DCACHEInvalidateLine](#) (INTPTR adr)
- void [Xil_DCACHEFlushLine](#) (INTPTR adr)
- void [Xil_DCACHEStoreLine](#) (INTPTR adr)
- void [Xil_ICACHEEnable](#) (void)
- void [Xil_ICACHEDisable](#) (void)
- void [Xil_ICACHEInvalidate](#) (void)
- void [Xil_ICACHEInvalidateRange](#) (INTPTR adr, u32 len)
- void [Xil_ICACHEInvalidateLine](#) (INTPTR adr)

Function Documentation

void [Xil_DCACHEEnable](#) (void)

Enable the Data cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void [Xil_DCACHEDisable](#) (void)

Disable the Data cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_DCacheInvalidate (void)

Invalidate the entire Data cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

void Xil_DCacheInvalidateRange (INTPTR *adr*, u32 *len*)

Invalidate the Data cache for the given address range. If the bytes specified by the address (*adr*) are cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are NOT written to system memory before the line is invalidated.

Parameters

<i>adr</i>	32bit start address of the range to be invalidated.
<i>len</i>	Length of range to be invalidated in bytes.

Returns

None.

void Xil_DCacheFlush (void)

Flush the entire Data cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

void Xil_DCacheFlushRange (INTPTR *adr*, u32 *len*)

Flush the Data cache for the given address range. If the bytes specified by the address (*adr*) are cached by the Data cache, the cacheline containing those bytes is invalidated. If the cacheline is modified (dirty), the written to system memory before the lines are invalidated.

Parameters

<i>adr</i>	32bit start address of the range to be flushed.
<i>len</i>	Length of the range to be flushed in bytes

Returns

None.

void Xil_DCacheInvalidateLine (INTPTR *adr*)

Invalidate a Data cache line. If the byte specified by the address (*adr*) is cached by the data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are NOT written to system memory before the line is invalidated.

Parameters

<i>adr</i>	32bit address of the data to be flushed.
------------	--

Returns

None.

Note

The bottom 4 bits are set to 0, forced by architecture.

void Xil_DCacheFlushLine (INTPTR *adr*)

Flush a Data cache line. If the byte specified by the address (*adr*) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated.

Parameters

<i>adr</i>	32bit address of the data to be flushed.
------------	--

Returns

None.

Note

The bottom 4 bits are set to 0, forced by architecture.

void Xil_DCStoreLine (INTPTR *adr*)

Store a Data cache line. If the byte specified by the address (*adr*) is cached by the Data cache and the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory. After the store completes, the cacheline is marked as unmodified (not dirty).

Parameters

<i>adr</i>	32bit address of the data to be stored
------------	--

Returns

None.

Note

The bottom 4 bits are set to 0, forced by architecture.

void Xil_ICacheEnable (void)

Enable the instruction cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

void Xil_ICacheDisable (void)

Disable the instruction cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

void Xil_ICacheInvalidate (void)

Invalidate the entire instruction cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

void Xil_ICacheInvalidateRange (INTPTR *adr*, u32 *len*)

Invalidate the instruction cache for the given address range. If the bytes specified by the address (*adr*) are cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are NOT written to system memory before the line is invalidated.

Parameters

<i>adr</i>	32bit start address of the range to be invalidated.
<i>len</i>	Length of the range to be invalidated in bytes.

Returns

None.

void Xil_ICacheInvalidateLine (INTPTR *adr*)

Invalidate an instruction cache line. If the instruction specified by the address is cached by the instruction cache, the cacheline containing that instruction is invalidated.

Parameters

<i>adr</i>	32bit address of the instruction to be invalidated.
------------	---

Returns

None.

Note

The bottom 4 bits are set to 0, forced by architecture.

Cortex R5 Time Functions

Overview

The `xtime_l.c` file and corresponding `xtime_l.h` include file provide access to the 32-bit counter in TTC. The `sleep.c`, `usleep.c` file and the corresponding `sleep.h` include file implement sleep functions. Sleep functions are implemented as busy loops.

Functions

- void [XTime_StartTimer](#) (void)
- void [XTime_SetTime](#) (XTime Xtime_Global)
- void [XTime_GetTime](#) (XTime *Xtime_Global)

Function Documentation

void XTime_StartTimer (void)

Starts the TTC timer 3 counter 0 if present and if it is not already running with desired parameters for sleep functionalities.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

When this function is called by any one processor in a multi- processor environment, reference time will reset/lost for all processors.

void XTime_SetTime (XTime Xtime_Global)

TTC Timer runs continuously and the time can not be set as desired. This API doesn't contain anything. It is defined to have uniformity across platforms.

Parameters

<i>Xtime_Global</i>	32 bit value to be written to the timer counter register.
---------------------	---

Returns

None.

Note

In multiprocessor environment reference time will reset/lost for all processors, when this function called by any one processor.

void XTime_GetTime (XTime * Xtime_Global)

Get the time from the timer counter register.

Parameters

<i>Xtime_Global</i>	Pointer to the 32 bit location to be updated with the time current value of timer counter register.
---------------------	---

Returns

None.

Cortex R5 Event Counters Functions

Overview

Cortex R5 event counter functions can be utilized to configure and control the Cortex-R5 performance monitor events. Cortex-R5 Performance Monitor has 6 event counters which can be used to count a variety of events described in Coretx-R5 TRM. `xpm_counter.h` defines configurations `XPM_CNTRCFGx` which can be used to program the event counters to count a set of events.

Note

It doesn't handle the Cortex-R5 cycle counter, as the cycle counter is being used for time keeping.

Functions

- void [Xpm_SetEvents](#) (s32 PmcrCfg)
- void [Xpm_GetEventCounters](#) (u32 *PmCtrValue)

Function Documentation

void Xpm_SetEvents (s32 PmcrCfg)

This function configures the Cortex R5 event counters controller, with the event codes, in a configuration selected by the user and enables the counters.

Parameters

<i>PmcrCfg</i>	Configuration value based on which the event counters are configured.XPM_CNTRCFG* values defined in xpm_counter.h can be utilized for setting configuration
----------------	---

Returns

None.

void Xpm_GetEventCounters (u32 * PmCtrValue)

This function disables the event counters and returns the counter values.

Parameters

<i>PmCtrValue</i>	Pointer to an array of type u32 PmCtrValue[6]. It is an output parameter which is used to return the PM counter values.
-------------------	---

Returns

None.

Cortex R5 Processor Specific Include Files

Overview

The xpseudo_asm.h file includes xreg_cortexr5.h and xpseudo_asm_gcc.h.

The xreg_cortexr5.h include file contains the register numbers and the register bits for the ARM Cortex-R5 processor.

The xpseudo_asm_gcc.h file contains the definitions for the most often used inline assembler instructions, available as macros. These can be very useful for tasks such as setting or getting special purpose registers, synchronization, or cache manipulation. These inline assembler instructions can be used from drivers and user applications written in C.

ARM Processor Common API

Overview

This section provides a linked summary and detailed descriptions of the ARM Processor Common APIs.

Modules

- [ARM Processor Exception Handling](#)
-

ARM Processor Exception Handling

Overview

ARM processors specific exception related APIs for cortex A53,A9 and R5 can utilized for enabling/disabling IRQ, registering/removing handler for exceptions or initializing exception vector table with null handler.

Macros

- #define [Xil_ExceptionEnableMask](#)(Mask)
- #define [Xil_ExceptionEnable](#)()
- #define [Xil_ExceptionDisableMask](#)(Mask)
- #define [Xil_ExceptionDisable](#)()
- #define [Xil_EnableNestedInterrupts](#)()
- #define [Xil_DisableNestedInterrupts](#)()

Typedefs

- typedef void(* [Xil_ExceptionHandler](#)) (void *data)

Functions

- void [Xil_ExceptionRegisterHandler](#) (u32 Exception_id, [Xil_ExceptionHandler](#) Handler, void *Data)
- void [Xil_ExceptionRemoveHandler](#) (u32 Exception_id)

- void [Xil_ExceptionInit](#) (void)
- void [Xil_DataAbortHandler](#) (void *CallBackRef)
- void [Xil_PrefetchAbortHandler](#) (void *CallBackRef)
- void [Xil_UndefinedExceptionHandler](#) (void *CallBackRef)

Macro Definition Documentation

#define Xil_ExceptionEnableMask(*Mask*)

Enable Exceptions.

Parameters

<i>Mask</i>	for exceptions to be enabled.
-------------	-------------------------------

Returns

None.

Note

If bit is 0, exception is enabled. C-Style signature: void [Xil_ExceptionEnableMask\(Mask\)](#)

#define Xil_ExceptionEnable()

Enable the IRQ exception.

Returns

None.

Note

None.

#define Xil_ExceptionDisableMask(*Mask*)

Disable Exceptions.

Parameters

<i>Mask</i>	for exceptions to be enabled.
-------------	-------------------------------

Returns

None.

Note

If bit is 1, exception is disabled. C-Style signature: [Xil_ExceptionDisableMask\(Mask\)](#)

#define Xil_ExceptionDisable()

Disable the IRQ exception.

Returns

None.

Note

None.

#define Xil_EnableNestedInterrupts()

Enable nested interrupts by clearing the I and F bits in CPSR. This API is defined for cortex-a9 and cortex-r5.

Returns

None.

Note

This macro is supposed to be used from interrupt handlers. In the interrupt handler the interrupts are disabled by default (I and F are 1). To allow nesting of interrupts, this macro should be used. It clears the I and F bits by changing the ARM mode to system mode. Once these bits are cleared and provided the preemption of interrupt conditions are met in the GIC, nesting of interrupts will start happening. Caution: This macro must be used with caution. Before calling this macro, the user must ensure that the source of the current IRQ is appropriately cleared. Otherwise, as soon as we clear the I and F bits, there can be an infinite loop of interrupts with an eventual crash (all the stack space getting consumed).

#define Xil_DisableNestedInterrupts()

Disable the nested interrupts by setting the I and F bits. This API is defined for cortex-a9 and cortex-r5.

Returns

None.

Note

This macro is meant to be called in the interrupt service routines. This macro cannot be used independently. It can only be used when nesting of interrupts have been enabled by using the macro [Xil_EnableNestedInterrupts\(\)](#). In a typical flow, the user first calls the `Xil_EnableNestedInterrupts` in the ISR at the appropriate point. The user then must call this macro before exiting the interrupt service routine. This macro puts the ARM back in IRQ/FIQ mode and hence sets back the I and F bits.

Typedef Documentation

typedef void(* Xil_ExceptionHandler) (void *data)

This typedef is the exception handler function.

Function Documentation

void Xil_ExceptionRegisterHandler (u32 *Exception_id*, Xil_ExceptionHandler *Handler*, void * *Data*)

Register a handler for a specific exception. This handler is being called when the processor encounters the specified exception.

Parameters

<i>exception_id</i>	contains the ID of the exception source and should be in the range of 0 to XIL_EXCEPTION_ID_LAST. See xil_exception.h for further information.
<i>Handler</i>	to the Handler for that exception.
<i>Data</i>	is a reference to Data that will be passed to the Handler when it gets called.

Returns

None.

Note

None.

void Xil_ExceptionRemoveHandler (u32 *Exception_id*)

Removes the Handler for a specific exception Id. The stub Handler is then registered for this exception Id.

Parameters

<i>exception_id</i>	contains the ID of the exception source and should be in the range of 0 to XIL_EXCEPTION_ID_LAST. See xil_exception.h for further information.
---------------------	--

Returns

None.

Note

None.

void Xil_ExceptionInit (void)

The function is a common API used to initialize exception handlers across all supported arm processors. For ARM Cortex-A53, Cortex-R5, and Cortex-A9, the exception handlers are being initialized statically and this function does not do anything. However, it is still present to take care of backward compatibility issues (in earlier versions of BSPs, this API was being used to initialize exception handlers).

Parameters

None.	
-------	--

Returns

None.

Note

None.

void Xil_DataAbortHandler (void * *CallbackRef*)

Default Data abort handler which prints data fault status register through which information about data fault can be acquired

Parameters

None	
------	--

Returns

None.

Note

None.

void Xil_PrefetchAbortHandler (void * *CallbackRef*)

Default Prefetch abort handler which prints prefetch fault status register through which information about instruction prefetch fault can be acquired

Parameters

None	
------	--

Returns

None.

Note

None.

void Xil_UndefinedExceptionHandler (void * *CallbackRef*)

Default undefined exception handler which prints address of the undefined instruction if debug prints are enabled

Parameters

None	
------	--

Returns

None.

Note

None.

Cortex A9 Processor API

Overview

Standalone BSP contains boot code, cache, exception handling, file and memory management, configuration, time and processor-specific include functions. It supports gcc compilers.

Modules

- [Cortex A9 Processor Boot Code](#)
 - [Cortex A9 Processor Cache Functions](#)
 - [Cortex A9 Processor MMU Functions](#)
 - [Cortex A9 Time Functions](#)
 - [Cortex A9 Event Counter Function](#)
 - [PL310 L2 Event Counters Functions](#)
 - [Cortex A9 Processor and pl310 Errata Support](#)
 - [Cortex A9 Processor Specific Include Files](#)
-

Cortex A9 Processor Boot Code

Overview

The boot .S file contains a minimal set of code for transferring control from the processor reset location to the start of the application. The boot code performs minimum configuration which is required for an application to run starting from processor's reset state. Below is a sequence illustrating what all configuration is performed before control reaches to main function.

1. Program vector table base for exception handling
2. Invalidate instruction cache, data cache and TLBs
3. Program stack pointer for various modes (IRQ, FIQ, supervisor, undefine, abort, system)
4. Configure MMU with short descriptor translation table format and program base address of translation table
5. Enable data cache, instruction cache and MMU

6. Enable Floating point unit
7. Transfer control to `_start` which clears BSS sections, initializes global timer and runs global constructor before jumping to main application

The `translation_table.S` file contains a static page table required by MMU for cortex-A9. This translation table is flat mapped (input address = output address) with default memory attributes defined for zynq architecture. It utilizes short descriptor translation table format with each section defining 1MB of memory. The overview of translation table memory attributes is described below.

	Memory Range	Definition in Translation Table	Note
DDR	0x00000000 - 0x3FFFFFFF	Normal write-back Cacheable	For a system where DDR is less than 1GB, region after DDR and before PL is marked as undefined/reserved in translation table
PL	0x40000000 - 0xBFFFFFFF	Strongly Ordered	
Reserved	0xC0000000 - 0xDFFFFFFF	Unassigned	
Memory mapped devices	0xE0000000 - 0xE02FFFFFFF	Device Memory	
Reserved	0xE0300000 - 0xE0FFFFFFF	Unassigned	
NAND, NOR	0xE1000000 - 0xE3FFFFFFF	Device memory	
SRAM	0xE4000000 - 0xE5FFFFFFF	Normal write-back Cacheable	
Reserved	0xE6000000 - 0xF7FFFFFFF	Unassigned	
AMBA APB Peripherals	0xF8000000 - 0xF8FFFFFFF	Device Memory	0xF8000C00 - 0xF800FFF, 0xF8010000 - 0xF88FFFFFF and 0xF8F03000 to 0xF8FFFFFFF are reserved but due to granual size of 1MB, it is not possible to define separate regions for them

	Memory Range	Definition in Translation Table	Note
Reserved	0xF9000000 - 0xFBFFFFFF	Unassigned	
Linear QSPI - XIP	0xFC000000 - 0xFDFFFFFF	Normal write-through cacheable	
Reserved	0xFE000000 - 0xFFEFFFFFF	Unassigned	
OCM	0xFFFF0000 - 0xFFFFFFFF	Normal inner write-back cacheable	0xFFFF0000 to 0xFFFFB0000 is reserved but due to 1MB granual size, it is not possible to define separate region for it

Cortex A9 Processor Cache Functions

Overview

Cache functions provide access to cache related operations such as flush and invalidate for instruction and data caches. It gives option to perform the cache operations on a single cacheline, a range of memory and an entire cache.

Functions

- void [Xil_DCacheEnable](#) (void)
- void [Xil_DCacheDisable](#) (void)
- void [Xil_DCacheInvalidate](#) (void)
- void [Xil_DCacheInvalidateRange](#) (INTPTR adr, u32 len)
- void [Xil_DCacheFlush](#) (void)
- void [Xil_DCacheFlushRange](#) (INTPTR adr, u32 len)
- void [Xil_ICacheEnable](#) (void)
- void [Xil_ICacheDisable](#) (void)
- void [Xil_ICacheInvalidate](#) (void)
- void [Xil_ICacheInvalidateRange](#) (INTPTR adr, u32 len)
- void [Xil_DCacheInvalidateLine](#) (u32 adr)
- void [Xil_DCacheFlushLine](#) (u32 adr)
- void [Xil_DCacheStoreLine](#) (u32 adr)
- void [Xil_ICacheInvalidateLine](#) (u32 adr)
- void [Xil_L1DCacheEnable](#) (void)
- void [Xil_L1DCacheDisable](#) (void)
- void [Xil_L1DCacheInvalidate](#) (void)

- void [Xil_L1DCacheInvalidateLine](#) (u32 adr)
- void [Xil_L1DCacheInvalidateRange](#) (u32 adr, u32 len)
- void [Xil_L1DCacheFlush](#) (void)
- void [Xil_L1DCacheFlushLine](#) (u32 adr)
- void [Xil_L1DCacheFlushRange](#) (u32 adr, u32 len)
- void [Xil_L1DCacheStoreLine](#) (u32 adr)
- void [Xil_L1ICacheEnable](#) (void)
- void [Xil_L1ICacheDisable](#) (void)
- void [Xil_L1ICacheInvalidate](#) (void)
- void [Xil_L1ICacheInvalidateLine](#) (u32 adr)
- void [Xil_L1ICacheInvalidateRange](#) (u32 adr, u32 len)
- void [Xil_L2CacheEnable](#) (void)
- void [Xil_L2CacheDisable](#) (void)
- void [Xil_L2CacheInvalidate](#) (void)
- void [Xil_L2CacheInvalidateLine](#) (u32 adr)
- void [Xil_L2CacheInvalidateRange](#) (u32 adr, u32 len)
- void [Xil_L2CacheFlush](#) (void)
- void [Xil_L2CacheFlushLine](#) (u32 adr)
- void [Xil_L2CacheFlushRange](#) (u32 adr, u32 len)
- void [Xil_L2CacheStoreLine](#) (u32 adr)

Function Documentation

void Xil_DCACHEEnable (void)

Enable the Data cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_DCacheDisable (void)

Disable the Data cache.

Parameters

None.	
-------	--

Returns

None.

Note

None.

void Xil_DCacheInvalidate (void)

Invalidate the entire Data cache.

Parameters

None.	
-------	--

Returns

None.

Note

None.

void Xil_DCacheInvalidateRange (INTPTR *adr*, u32 *len*)

Invalidate the Data cache for the given address range. If the bytes specified by the address range are cached by the Data cache, the cachelines containing those bytes are invalidated. If the cachelines are modified (dirty), the modified contents are lost and NOT written to the system memory before the lines are invalidated.

In this function, if start address or end address is not aligned to cache-line, particular cache-line containing unaligned start or end address is flush first and then invalidated the others as invalidating the same unaligned cache line may result into loss of data. This issue raises few possibilities.

If the address to be invalidated is not cache-line aligned, the following choices are available:

1. Invalidate the cache line when required and do not bother much for the side effects. Though it sounds good, it can result in hard-to-debug issues. The problem is, if some other variable are allocated in the same cache line and had been recently updated (in cache), the invalidation would result in loss of data.
2. Flush the cache line first. This will ensure that if any other variable present in the same cache line and updated recently are flushed out to memory. Then it can safely be invalidated. Again it sounds good, but this can result in issues. For example, when the invalidation happens in a typical ISR (after a DMA transfer has updated the memory), then flushing the cache line means, loosing data that were updated recently before the ISR got invoked.

Linux prefers the second one. To have uniform implementation (across standalone and Linux), the second option is implemented. This being the case, following needs to be taken care of:

1. Whenever possible, the addresses must be cache line aligned. Please note that, not just start address, even the end address must be cache line aligned. If that is taken care of, this will always work.
2. Avoid situations where invalidation has to be done after the data is updated by peripheral/DMA directly into the memory. It is not tough to achieve (may be a bit risky). The common use case to do invalidation is when a DMA happens. Generally for such use cases, buffers can be allocated first and then start the DMA. The practice that needs to be followed here is, immediately after buffer allocation and before starting the DMA, do the invalidation. With this approach, invalidation need not to be done after the DMA transfer is over.

This is going to always work if done carefully. However, the concern is, there is no guarantee that invalidate has not needed to be done after DMA is complete. For example, because of some reasons if the first cache line or last cache line (assuming the buffer in question comprises of multiple cache lines) are brought into cache (between the time it is invalidated and DMA completes) because of some speculative prefetching or reading data for a variable present in the same cache line, then we will have to invalidate the cache after DMA is complete.

Parameters

<i>adr</i>	32bit start address of the range to be invalidated.
<i>len</i>	Length of the range to be invalidated in bytes.

Returns

None.

Note

None.

void Xil_DCacheFlush (void)

Flush the entire Data cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_DCacheFlushRange (INTPTR *adr*, u32 *len*)

Flush the Data cache for the given address range. If the bytes specified by the address range are cached by the data cache, the cachelines containing those bytes are invalidated. If the cachelines are modified (dirty), they are written to the system memory before the lines are invalidated.

Parameters

<i>adr</i>	32bit start address of the range to be flushed.
<i>len</i>	Length of the range to be flushed in bytes.

Returns

None.

Note

None.

void Xil_ICacheEnable (void)

Enable the instruction cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_ICacheDisable (void)

Disable the instruction cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_ICacheInvalidate (void)

Invalidate the entire instruction cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_ICacheInvalidateRange (INTPTR *adr*, u32 *len*)

Invalidate the instruction cache for the given address range. If the instructions specified by the address range are cached by the instruction cache, the cachelines containing those instructions are invalidated.

Parameters

<i>adr</i>	32bit start address of the range to be invalidated.
<i>len</i>	Length of the range to be invalidated in bytes.

Returns

None.

Note

None.

void Xil_DCacheInvalidateLine (u32 *adr*)

Invalidate a Data cache line. If the byte specified by the address (*adr*) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are NOT written to the system memory before the line is invalidated.

Parameters

<i>adr</i>	32bit address of the data to be flushed.
------------	--

Returns

None.

Note

The bottom 4 bits are set to 0, forced by architecture.

void Xil_DCACHEFlushLine (u32 adr)

Flush a Data cache line. If the byte specified by the address (*adr*) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated.

Parameters

<i>adr</i>	32bit address of the data to be flushed.
------------	--

Returns

None.

Note

The bottom 4 bits are set to 0, forced by architecture.

void Xil_DCACHEStoreLine (u32 adr)

Store a Data cache line. If the byte specified by the address (*adr*) is cached by the Data cache and the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory. After the store completes, the cacheline is marked as unmodified (not dirty).

Parameters

<i>adr</i>	32bit address of the data to be stored.
------------	---

Returns

None.

Note

The bottom 4 bits are set to 0, forced by architecture.

void Xil_ICACHEInvalidateLine (u32 adr)

Invalidate an instruction cache line. If the instruction specified by the address is cached by the instruction cache, the cacheline containing that instruction is invalidated.

Parameters

<i>adr</i>	32bit address of the instruction to be invalidated.
------------	---

Returns

None.

Note

The bottom 4 bits are set to 0, forced by architecture.

void Xil_L1DCacheEnable (void)

Enable the level 1 Data cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_L1DCacheDisable (void)

Disable the level 1 Data cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_L1DCacheInvalidate (void)

Invalidate the level 1 Data cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

In Cortex A9, there is no cp instruction for invalidating the whole D-cache. This function invalidates each line by set/way.

void Xil_L1DCacheInvalidateLine (u32 *adr*)

Invalidate a level 1 Data cache line. If the byte specified by the address (*Addr*) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are NOT written to system memory before the line is invalidated.

Parameters

<i>adr</i>	32bit address of the data to be invalidated.
------------	--

Returns

None.

Note

The bottom 5 bits are set to 0, forced by architecture.

void Xil_L1DCacheInvalidateRange (u32 *adr*, u32 *len*)

Invalidate the level 1 Data cache for the given address range. If the bytes specified by the address range are cached by the Data cache, the cachelines containing those bytes are invalidated. If the cachelines are modified (dirty), the modified contents are lost and NOT written to the system memory before the lines are invalidated.

Parameters

<i>adr</i>	32bit start address of the range to be invalidated.
<i>len</i>	Length of the range to be invalidated in bytes.

Returns

None.

Note

None.

void Xil_L1DCacheFlush (void)

Flush the level 1 Data cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

In Cortex A9, there is no cp instruction for flushing the whole D-cache. Need to flush each line.

void Xil_L1DCacheFlushLine (u32 *adr*)

Flush a level 1 Data cache line. If the byte specified by the address (*adr*) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated.

Parameters

<i>adr</i>	32bit address of the data to be flushed.
------------	--

Returns

None.

Note

The bottom 5 bits are set to 0, forced by architecture.

void Xil_L1DCacheFlushRange (u32 *adr*, u32 *len*)

Flush the level 1 Data cache for the given address range. If the bytes specified by the address range are cached by the Data cache, the cacheline containing those bytes are invalidated. If the cachelines are modified (dirty), they are written to system memory before the lines are invalidated.

Parameters

<i>adr</i>	32bit start address of the range to be flushed.
<i>len</i>	Length of the range to be flushed in bytes.

Returns

None.

Note

None.

void Xil_L1DCacheStoreLine (u32 adr)

Store a level 1 Data cache line. If the byte specified by the address (adr) is cached by the Data cache and the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory. After the store completes, the cacheline is marked as unmodified (not dirty).

Parameters

<i>Address</i>	to be stored.
----------------	---------------

Returns

None.

Note

The bottom 5 bits are set to 0, forced by architecture.

void Xil_L1ICacheEnable (void)

Enable the level 1 instruction cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_L1ICacheDisable (void)

Disable level 1 the instruction cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_L1CacheInvalidate (void)

Invalidate the entire level 1 instruction cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_L1CacheInvalidateLine (u32 *adr*)

Invalidate a level 1 instruction cache line. If the instruction specified by the address is cached by the instruction cache, the cacheline containing that instruction is invalidated.

Parameters

<i>adr</i>	32bit address of the instruction to be invalidated.
------------	---

Returns

None.

Note

The bottom 5 bits are set to 0, forced by architecture.

void Xil_L1CacheInvalidateRange (u32 *adr*, u32 *len*)

Invalidate the level 1 instruction cache for the given address range. If the instructions specified by the address range are cached by the instruction cache, the cacheline containing those bytes are invalidated.

Parameters

<i>adr</i>	32bit start address of the range to be invalidated.
<i>len</i>	Length of the range to be invalidated in bytes.

Returns

None.

Note

None.

void Xil_L2CacheEnable (void)

Enable the L2 cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_L2CacheDisable (void)

Disable the L2 cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_L2CacheInvalidate (void)

Invalidate the entire level 2 cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_L2CacheInvalidateLine (u32 adr)

Invalidate a level 2 cache line. If the byte specified by the address (adr) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the modified contents are lost and are NOT written to system memory before the line is invalidated.

Parameters

<i>adr</i>	32bit address of the data/instruction to be invalidated.
------------	--

Returns

None.

Note

The bottom 4 bits are set to 0, forced by architecture.

void Xil_L2CacheInvalidateRange (u32 adr, u32 len)

Invalidate the level 2 cache for the given address range. If the bytes specified by the address range are cached by the L2 cache, the cacheline containing those bytes are invalidated. If the cachelines are modified (dirty), the modified contents are lost and are NOT written to system memory before the lines are invalidated.

Parameters

<i>adr</i>	32bit start address of the range to be invalidated.
<i>len</i>	Length of the range to be invalidated in bytes.

Returns

None.

Note

None.

void Xil_L2CacheFlush (void)

Flush the entire level 2 cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_L2CacheFlushLine (u32 *adr*)

Flush a level 2 cache line. If the byte specified by the address (*adr*) is cached by the L2 cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated.

Parameters

<i>adr</i>	32bit address of the data/instruction to be flushed.
------------	--

Returns

None.

Note

The bottom 4 bits are set to 0, forced by architecture.

void Xil_L2CacheFlushRange (u32 *adr*, u32 *len*)

Flush the level 2 cache for the given address range. If the bytes specified by the address range are cached by the L2 cache, the cacheline containing those bytes are invalidated. If the cachelines are modified (dirty), they are written to the system memory before the lines are invalidated.

Parameters

<i>adr</i>	32bit start address of the range to be flushed.
<i>len</i>	Length of the range to be flushed in bytes.

Returns

None.

Note

None.

void Xil_L2CacheStoreLine (u32 *adr*)

Store a level 2 cache line. If the byte specified by the address (*adr*) is cached by the L2 cache and the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory. After the store completes, the cacheline is marked as unmodified (not dirty).

Parameters

<i>adr</i>	32bit address of the data/instruction to be stored.
------------	---

Returns

None.

Note

The bottom 4 bits are set to 0, forced by architecture.

Cortex A9 Processor MMU Functions

Overview

MMU functions equip users to enable MMU, disable MMU and modify default memory attributes of MMU table as per the need.

Functions

- void [Xil_SetTlbAttributes](#) (INTPTR *Addr*, u32 *attrib*)
- void [Xil_EnableMMU](#) (void)
- void [Xil_DisableMMU](#) (void)

Function Documentation

void Xil_SetTlbAttributes (INTPTR *Addr*, u32 *attrib*)

This function sets the memory attributes for a section covering 1MB of memory in the translation table.

Parameters

<i>Addr</i>	32-bit address for which memory attributes need to be set.
<i>attrib</i>	Attribute for the given memory region. <code>xil_mmu.h</code> contains definitions of commonly used memory attributes which can be utilized for this function.

Returns

None.

Note

The MMU or D-cache does not need to be disabled before changing a translation table entry.

void Xil_EnableMMU (void)

Enable MMU for cortex A9 processor. This function invalidates the instruction and data caches, and then enables MMU.

Parameters

None.	
-------	--

Returns

None.

void Xil_DisableMMU (void)

Disable MMU for Cortex A9 processors. This function invalidates the TLBs, Branch Predictor Array and flushed the D Caches before disabling the MMU.

Parameters

None.	
-------	--

Returns

None.

Note

When the MMU is disabled, all the memory accesses are treated as strongly ordered.

Cortex A9 Time Functions

Overview

xtime_l.h provides access to the 64-bit Global Counter in the PMU. This counter increases by one at every two processor cycles. These functions can be used to get/set time in the global timer.

Functions

- void [XTime_SetTime](#) (XTime Xtime_Global)
- void [XTime_GetTime](#) (XTime *Xtime_Global)

Function Documentation

void XTime_SetTime (XTime Xtime_Global)

Set the time in the Global Timer Counter Register.

Parameters

<i>Xtime_Global</i>	64-bit Value to be written to the Global Timer Counter Register.
---------------------	--

Returns

None.

Note

When this function is called by any one processor in a multi- processor environment, reference time will reset/lost for all processors.

void XTime_GetTime (XTime * Xtime_Global)

Get the time from the Global Timer Counter Register.

Parameters

<i>Xtime_Global</i>	Pointer to the 64-bit location which will be updated with the current timer value.
---------------------	--

Returns

None.

Note

None.

Cortex A9 Event Counter Function

Overview

Cortex A9 event counter functions can be utilized to configure and control the Cortex-A9 performance monitor events.

Cortex-A9 performance monitor has six event counters which can be used to count a variety of events described in Coretx-A9 TRM. `xpm_counter.h` defines configurations `XPM_CNTRCFGx` which can be used to program the event counters to count a set of events.

Note

It doesn't handle the Cortex-A9 cycle counter, as the cycle counter is being used for time keeping.

Functions

- void [Xpm_SetEvents](#) (s32 PmcrCfg)
- void [Xpm_GetEventCounters](#) (u32 *PmCtrValue)

Function Documentation

void Xpm_SetEvents (s32 PmcrCfg)

This function configures the Cortex A9 event counters controller, with the event codes, in a configuration selected by the user and enables the counters.

Parameters

<i>PmcrCfg</i>	Configuration value based on which the event counters are configured. XPM_CNTRCFG* values defined in xpm_counter.h can be utilized for setting configuration.
----------------	---

Returns

None.

Note

None.

void Xpm_GetEventCounters (u32 * PmCtrValue)

This function disables the event counters and returns the counter values.

Parameters

<i>PmCtrValue</i>	Pointer to an array of type u32 PmCtrValue[6]. It is an output parameter which is used to return the PM counter values.
-------------------	---

Returns

None.

Note

None.

PL310 L2 Event Counters Functions

Overview

xl2cc_counter.h contains APIs for configuring and controlling the event counters in PL310 L2 cache controller. PL310 has two event counters which can be used to count variety of events like DRHIT, DRREQ, DWHIT,

DWREQ, etc. `xl2cc_counter.h` contains definitions for different configurations which can be used for the event counters to count a set of events.

Functions

- void [XL2cc_EventCtrlInit](#) (s32 Event0, s32 Event1)
- void [XL2cc_EventCtrStart](#) (void)
- void [XL2cc_EventCtrStop](#) (u32 *EveCtr0, u32 *EveCtr1)

Function Documentation

void XL2cc_EventCtrlInit (s32 Event0, s32 Event1)

This function initializes the event counters in L2 Cache controller with a set of event codes specified by the user.

Parameters

<i>Event0</i>	Event code for counter 0.
<i>Event1</i>	Event code for counter 1.

Returns

None.

Note

The definitions for event codes `XL2CC_*` can be found in `xl2cc_counter.h`.

void XL2cc_EventCtrStart (void)

This function starts the event counters in L2 Cache controller.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

```
void XL2cc_EventCtrStop ( u32 * EveCtr0, u32 * EveCtr1 )
```

This function disables the event counters in L2 Cache controller, saves the counter values and resets the counters.

Parameters

<i>EveCtr0</i>	Output parameter which is used to return the value in event counter 0. <i>EveCtr1</i> : Output parameter which is used to return the value in event counter 1.
----------------	---

Returns

None.

Note

None.

Cortex A9 Processor and pl310 Errata Support

Overview

Various ARM errata are handled in the standalone BSP. The implementation for errata handling follows ARM guidelines and is based on the open source Linux support for these errata.

Note

The errata handling is enabled by default. To disable handling of all the errata globally, un-define the macro `ENABLE_ARM_ERRATA` in `xil_errata.h`. To disable errata on a per-erratum basis, un-define relevant macros in `xil_errata.h`.

errata_definitions

The errata conditions handled in the standalone BSP are listed below

- #define `ENABLE_ARM_ERRATA`
- #define `CONFIG_ARM_ERRATA_742230`
- #define `CONFIG_ARM_ERRATA_743622`
- #define `CONFIG_ARM_ERRATA_775420`
- #define `CONFIG_ARM_ERRATA_794073`
- #define `CONFIG_PL310_ERRATA_588369`
- #define `CONFIG_PL310_ERRATA_727915`
- #define `CONFIG_PL310_ERRATA_753970`

Macro Definition Documentation

#define CONFIG_ARM_ERRATA_742230

Errata No: 742230 Description: DMB operation may be faulty

#define CONFIG_ARM_ERRATA_743622

Errata No: 743622 Description: Faulty hazard checking in the Store Buffer may lead to data corruption.

#define CONFIG_ARM_ERRATA_775420

Errata No: 775420 Description: A data cache maintenance operation which aborts, might lead to deadlock

#define CONFIG_ARM_ERRATA_794073

Errata No: 794073 Description: Speculative instruction fetches with MMU disabled might not comply with architectural requirements

#define CONFIG_PL310_ERRATA_588369

PL310 L2 Cache Errata Errata No: 588369 Description: Clean & Invalidate maintenance operations do not invalidate clean lines

#define CONFIG_PL310_ERRATA_727915

Errata No: 727915 Description: Background Clean and Invalidate by Way operation can cause data corruption

#define CONFIG_PL310_ERRATA_753970

Errata No: 753970 Description: Cache sync operation may be faulty

Cortex A9 Processor Specific Include Files

The `xpseudo_asm.h` includes `xreg_cortexa9.h` and `xpseudo_asm_gcc.h`.

The `xreg_cortexa9.h` file contains definitions for inline assembler code. It provides inline definitions for Cortex A9 GPRs, SPRs, MPE registers, co-processor registers and Debug registers.

The `xpseudo_asm_gcc.h` contains the definitions for the most often used inline assembler instructions, available as macros. These can be very useful for tasks such as setting or getting special purpose registers, synchronization, or cache manipulation etc. These inline assembler instructions can be used from drivers and user applications written in C.

Cortex A53 32-bit Processor API

Overview

Cortex-A53 standalone BSP contains two separate BSPs for 32-bit mode and 64-bit mode. The 32-bit mode of cortex-A53 is compatible with ARMv7-A architecture.

Modules

- [Cortex A53 32-bit Processor Boot Code](#)
 - [Cortex A53 32-bit Processor Cache Functions](#)
 - [Cortex A53 32-bit Processor MMU Handling](#)
 - [Cortex A53 32-bit Mode Time Functions](#)
 - [Cortex A53 32-bit Processor Specific Include Files](#)
-

Cortex A53 32-bit Processor Boot Code

Overview

The boot .S file contains a minimal set of code for transferring control from the processor reset location to the start of the application. The boot code performs minimum configuration which is required for an application to run starting from processor's reset state. Below is a sequence illustrating what all configuration is performed before control reaches to main function.

1. Program vector table base for exception handling
2. Invalidate instruction cache, data cache and TLBs
3. Program stack pointer for various modes (IRQ, FIQ, supervisor, undefine, abort, system)
4. Program counter frequency
5. Configure MMU with short descriptor translation table format and program base address of translation table
6. Enable data cache, instruction cache and MMU
7. Transfer control to `_start` which clears BSS sections and runs global constructor before jumping to main application

The `translation_table.S` file contains a static page table required by MMU for cortex-A53. This translation table is flat mapped (input address = output address) with default memory attributes defined for zynq ultrascale+ architecture. It utilizes short descriptor translation table format with each section defining 1MB of memory. The overview of translation table memory attributes is described below.

	Memory Range	Definition in Translation Table	Note
DDR	0x00000000 - 0x7FFFFFFF	Normal write-back Cacheable	For a system where DDR is less than 2GB, region after DDR and before PL is marked as undefined/reserved in translation table
PL	0x80000000 - 0xBFFFFFFF	Strongly Ordered	
QSPI, lower PCIe	0xC0000000 - 0xEFFFFFFF	Device Memory	
Reserved	0xF0000000 - 0xF7FFFFFF	Unassigned	
STM Coresight	0xF8000000 - 0xF8FFFFFF	Device Memory	
GIC	0xF9000000 - 0xF90FFFFF	Device memory	
Reserved	0xF9100000 - 0xFCFFFFFF	Unassigned	
FPS, LPS slaves	0xFD000000 - 0xFFBFFFFFF	Device memory	
CSU, PMU	0xFFC00000 - 0xFFDFFFFF	Device Memory	This region contains CSU and PMU memory which are marked as Device since it is less than 1MB and falls in a region with device memory
TCM, OCM	0xFFE00000 - 0xFFFFFFFF	Normal write-back cacheable	

Cortex A53 32-bit Processor Cache Functions

Overview

Cache functions provide access to cache related operations such as flush and invalidate for instruction and data caches. It gives option to perform the cache operations on a single cacheline, a range of memory and an entire cache.

Functions

- void [Xil_DCacheEnable](#) (void)
- void [Xil_DCacheDisable](#) (void)
- void [Xil_DCacheInvalidate](#) (void)
- void [Xil_DCacheInvalidateRange](#) (INTPTR adr, u32 len)
- void [Xil_DCacheInvalidateLine](#) (u32 adr)
- void [Xil_DCacheFlush](#) (void)
- void [Xil_DCacheFlushLine](#) (u32 adr)
- void [Xil_ICacheEnable](#) (void)
- void [Xil_ICacheDisable](#) (void)
- void [Xil_ICacheInvalidate](#) (void)
- void [Xil_ICacheInvalidateRange](#) (INTPTR adr, u32 len)
- void [Xil_ICacheInvalidateLine](#) (u32 adr)

Function Documentation

void [Xil_DCacheEnable](#) (void)

Enable the Data cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_DCacheDisable (void)

Disable the Data cache.

Parameters

None.	
-------	--

Returns

None.

Note

None.

void Xil_DCacheInvalidate (void)

Invalidate the Data cache. The contents present in the data cache are cleaned and invalidated.

Parameters

None.	
-------	--

Returns

None.

Note

In Cortex-A53, functionality to simply invalidate the cachelines is not present. Such operations are a problem for an environment that supports virtualisation. It would allow one OS to invalidate a line belonging to another OS. This could lead to the other OS crashing because of the loss of essential data. Hence, such operations are promoted to clean and invalidate to avoid such corruption.

void Xil_DCacheInvalidateRange (INTPTR *adr*, u32 *len*)

Invalidate the Data cache for the given address range. The cachelines present in the address range are cleaned and invalidated.

Parameters

<i>adr</i>	32bit start address of the range to be invalidated.
<i>len</i>	Length of the range to be invalidated in bytes.

Returns

None.

Note

In Cortex-A53, functionality to simply invalidate the cachelines is not present. Such operations are a problem for an environment that supports virtualisation. It would allow one OS to invalidate a line belonging to another OS. This could lead to the other OS crashing because of the loss of essential data. Hence, such operations are promoted to clean and invalidate to avoid such corruption.

void Xil_DCacheInvalidateLine (u32 *adr*)

Invalidate a Data cache line. The cacheline is cleaned and invalidated.

Parameters

<i>adr</i>	32 bit address of the data to be invalidated.
------------	---

Returns

None.

Note

In Cortex-A53, functionality to simply invalidate the cachelines is not present. Such operations are a problem for an environment that supports virtualisation. It would allow one OS to invalidate a line belonging to another OS. This could lead to the other OS crashing because of the loss of essential data. Hence, such operations are promoted to clean and invalidate to avoid such corruption.

void Xil_DCacheFlush (void)

Flush the Data cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_DCacheFlushLine (u32 adr)

Flush a Data cache line. If the byte specified by the address (adr) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated.

Parameters

<i>adr</i>	32bit address of the data to be flushed.
------------	--

Returns

None.

Note

The bottom 4 bits are set to 0, forced by architecture.

void Xil_ICacheEnable (void)

Enable the instruction cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_ICacheDisable (void)

Disable the instruction cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_ICacheInvalidate (void)

Invalidate the entire instruction cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_ICacheInvalidateRange (INTPTR *adr*, u32 *len*)

Invalidate the instruction cache for the given address range. If the instructions specified by the address range are cached by the instruction cache, the cachelines containing those instructions are invalidated.

Parameters

<i>adr</i>	32bit start address of the range to be invalidated.
<i>len</i>	Length of the range to be invalidated in bytes.

Returns

None.

Note

None.

void Xil_ICacheInvalidateLine (u32 *adr*)

Invalidate an instruction cache line. If the instruction specified by the address is cached by the instruction cache, the cacheline containing that instruction is invalidated.

Parameters

<i>adr</i>	32bit address of the instruction to be invalidated..
------------	--

Returns

None.

Note

The bottom 4 bits are set to 0, forced by architecture.

Cortex A53 32-bit Processor MMU Handling

Overview

MMU functions equip users to enable MMU, disable MMU and modify default memory attributes of MMU table as per the need.

Functions

- void [Xil_SetTlbAttributes](#) (INTPTR Addr, u32 attrib)
- void [Xil_EnableMMU](#) (void)
- void [Xil_DisableMMU](#) (void)

Function Documentation

void Xil_SetTlbAttributes (INTPTR Addr, u32 attrib)

This function sets the memory attributes for a section covering 1MB of memory in the translation table.

Parameters

<i>Addr</i>	32-bit address for which the attributes need to be set.
<i>attrib</i>	Attributes for the specified memory region. xil_mmu.h contains commonly used memory attributes definitions which can be utilized for this function.

Returns

None.

Note

The MMU or D-cache does not need to be disabled before changing a translation table entry.

void Xil_EnableMMU (void)

Enable MMU for Cortex-A53 processor in 32bit mode. This function invalidates the instruction and data caches before enabling MMU.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

void Xil_DisableMMU (void)

Disable MMU for Cortex A53 processors in 32bit mode. This function invalidates the TLBs, Branch Predictor Array and flushed the data cache before disabling the MMU.

Parameters

None.	
-------	--

Returns

None.

Note

When the MMU is disabled, all the memory accesses are treated as strongly ordered.

Cortex A53 32-bit Mode Time Functions

Overview

The `xtime_l.c` file and corresponding `xtime_l.h` include file provide access to the 64-bit generic counter in Cortex-A53. The `sleep.c`, `usleep.c` file and the corresponding `sleep.h` include file implement sleep functions. Sleep functions are implemented as busy loops.

Functions

- void [XTime_StartTimer](#) (void)
- void [XTime_SetTime](#) (XTime Xtime_Global)
- void [XTime_GetTime](#) (XTime *Xtime_Global)

Function Documentation

void XTime_StartTimer (void)

Start the 64-bit physical timer counter.

Parameters

None.	
-------	--

Returns

None.

Note

The timer is initialized only if it is disabled. If the timer is already running this function does not perform any operation.

void XTime_SetTime (XTime *Xtime_Global*)

Timer of A53 runs continuously and the time can not be set as desired. This API doesn't contain anything. It is defined to have uniformity across platforms.

Parameters

<i>Xtime_Global</i>	64bit Value to be written to the Global Timer Counter Register.
---------------------	---

Returns

None.

Note

None.

void XTime_GetTime (XTime * *Xtime_Global*)

Get the time from the physical timer counter register.

Parameters

<i>Xtime_Global</i>	Pointer to the 64-bit location to be updated with the current value in physical timer counter.
---------------------	--

Returns

None.

Note

None.

Cortex A53 32-bit Processor Specific Include Files

The `xreg_cortexa53.h` file contains definitions for inline assembler code. It provides inline definitions for Cortex A53 GPRs, SPRs and floating point registers.

The `xpseudo_asm_gcc.h` contains the definitions for the most often used inline assembler instructions, available as macros. These can be very useful for tasks such as setting or getting special purpose registers, synchronization, or cache manipulation. These inline assembler instructions can be used from drivers and user applications written in C.

Cortex A53 64-bit Processor API

Overview

Cortex-A53 standalone BSP contains two separate BSPs for 32-bit mode and 64-bit mode. The 64-bit mode of cortex-A53 contains ARMv8-A architecture. This section provides a linked summary and detailed descriptions of the Cortex A53 64-bit Processor APIs.

Modules

- [Cortex A53 64-bit Processor Boot Code](#)
 - [Cortex A53 64-bit Processor Cache Functions](#)
 - [Cortex A53 64-bit Processor MMU Handling](#)
 - [Cortex A53 64-bit Mode Time Functions](#)
 - [Cortex A53 64-bit Processor Specific Include Files](#)
-

Cortex A53 64-bit Processor Boot Code

Overview

The boot .S file contains a minimal set of code for transferring control from the processor reset location to the start of the application. The boot code performs minimum configuration which is required for an application to run starting from processor's reset state. Cortex-A53 starts execution from EL3 and currently application is also run from EL3. Below is a sequence illustrating what all configuration is performed before control reaches to main function.

1. Program vector table base for exception handling
2. Set reset vector table base address
3. Program stack pointer for EL3
4. Routing of interrupts to EL3
5. Enable ECC protection
6. Program generic counter frequency
7. Invalidate instruction cache, data cache and TLBs

8. Configure MMU registers and program base address of translation table
9. Transfer control to `_start` which clears BSS sections and runs global constructor before jumping to main application

Cortex A53 64-bit Processor Cache Functions

Overview

Cache functions provide access to cache related operations such as flush and invalidate for instruction and data caches. It gives option to perform the cache operations on a single cacheline, a range of memory and an entire cache.

Functions

- void [Xil_DCacheEnable](#) (void)
- void [Xil_DCacheDisable](#) (void)
- void [Xil_DCacheInvalidate](#) (void)
- void [Xil_DCacheInvalidateRange](#) (INTPTR adr, INTPTR len)
- void [Xil_DCacheInvalidateLine](#) (INTPTR adr)
- void [Xil_DCacheFlush](#) (void)
- void [Xil_DCacheFlushLine](#) (INTPTR adr)
- void [Xil_ICacheEnable](#) (void)
- void [Xil_ICacheDisable](#) (void)
- void [Xil_ICacheInvalidate](#) (void)
- void [Xil_ICacheInvalidateRange](#) (INTPTR adr, INTPTR len)
- void [Xil_ICacheInvalidateLine](#) (INTPTR adr)

Function Documentation

void Xil_DCacheEnable (void)

Enable the Data cache.

Parameters

None.

Returns

None.

Note

None.

void Xil_DCacheDisable (void)

Disable the Data cache.

Parameters

None.	
-------	--

Returns

None.

Note

None.

void Xil_DCacheInvalidate (void)

Invalidate the Data cache. The contents present in the cache are cleaned and invalidated.

Parameters

None.	
-------	--

Returns

None.

Note

In Cortex-A53, functionality to simply invalidate the cachelines is not present. Such operations are a problem for an environment that supports virtualisation. It would allow one OS to invalidate a line belonging to another OS. This could lead to the other OS crashing because of the loss of essential data. Hence, such operations are promoted to clean and invalidate which avoids such corruption.

void Xil_DCacheInvalidateRange (INTPTR *adr*, INTPTR *len*)

Invalidate the Data cache for the given address range. The cachelines present in the address range are cleaned and invalidated.

Parameters

<i>adr</i>	64bit start address of the range to be invalidated.
<i>len</i>	Length of the range to be invalidated in bytes.

Returns

None.

Note

In Cortex-A53, functionality to simply invalidate the cachelines is not present. Such operations are a problem for an environment that supports virtualisation. It would allow one OS to invalidate a line belonging to another OS. This could lead to the other OS crashing because of the loss of essential data. Hence, such operations are promoted to clean and invalidate which avoids such corruption.

void Xil_DCacheInvalidateLine (INTPTR *adr*)

Invalidate a Data cache line. The cacheline is cleaned and invalidated.

Parameters

<i>adr</i>	64bit address of the data to be flushed.
------------	--

Returns

None.

Note

In Cortex-A53, functionality to simply invalidate the cachelines is not present. Such operations are a problem for an environment that supports virtualisation. It would allow one OS to invalidate a line belonging to another OS. This could lead to the other OS crashing because of the loss of essential data. Hence, such operations are promoted to clean and invalidate which avoids such corruption.

void Xil_DCacheFlush (void)

Flush the Data cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_DCFlushLine (INTPTR *adr*)

Flush a Data cache line. If the byte specified by the address (*adr*) is cached by the Data cache, the cacheline containing that byte is invalidated. If the cacheline is modified (dirty), the entire contents of the cacheline are written to system memory before the line is invalidated.

Parameters

<i>adr</i>	64bit address of the data to be flushed.
------------	--

Returns

None.

Note

The bottom 6 bits are set to 0, forced by architecture.

void Xil_ICacheEnable (void)

Enable the instruction cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_ICacheDisable (void)

Disable the instruction cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_ICacheInvalidate (void)

Invalidate the entire instruction cache.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

None.

void Xil_ICacheInvalidateRange (INTPTR *adr*, INTPTR *len*)

Invalidate the instruction cache for the given address range. If the instructions specified by the address range are cached by the instruction cache, the cachelines containing those instructions are invalidated.

Parameters

<i>adr</i>	64bit start address of the range to be invalidated.
<i>len</i>	Length of the range to be invalidated in bytes.

Returns

None.

Note

None.

void Xil_ICacheInvalidateLine (INTPTR *adr*)

Invalidate an instruction cache line. If the instruction specified by the parameter *adr* is cached by the instruction cache, the cacheline containing that instruction is invalidated.

Parameters

<i>adr</i>	64bit address of the instruction to be invalidated.
------------	---

Returns

None.

Note

The bottom 6 bits are set to 0, forced by architecture.

Cortex A53 64-bit Processor MMU Handling

Overview

MMU function equip users to modify default memory attributes of MMU table as per the need.

Functions

- void [Xil_SetTlbAttributes](#) (INTPTR Addr, u64 attrib)

Function Documentation

void Xil_SetTlbAttributes (INTPTR Addr, u64 attrib)

brief It sets the memory attributes for a section, in the translation table. If the address (defined by Addr) is less than 4GB, the memory attribute(attrib) is set for a section of 2MB memory. If the address (defined by Addr) is greater than 4GB, the memory attribute (attrib) is set for a section of 1GB memory.

Parameters

<i>Addr</i>	64-bit address for which attributes are to be set.
<i>attrib</i>	Attribute for the specified memory region. xil_mmu.h contains commonly used memory attributes definitions which can be utilized for this function.

Returns

None.

Note

The MMU and D-cache need not be disabled before changing an translation table attribute.

Cortex A53 64-bit Mode Time Functions

Overview

The `xtime_l.c` file and corresponding `xtime_l.h` include file provide access to the 64-bit generic counter in Cortex-A53. The `sleep.c`, `usleep.c` file and the corresponding `sleep.h` include file implement sleep functions. Sleep functions are implemented as busy loops.

Functions

- void [XTime_StartTimer](#) (void)
- void [XTime_SetTime](#) (XTime Xtime_Global)
- void [XTime_GetTime](#) (XTime *Xtime_Global)

Function Documentation

void XTime_StartTimer (void)

Start the 64-bit physical timer counter.

Parameters

None.	
-------	--

Returns

None.

Note

The timer is initialized only if it is disabled. If the timer is already running this function does not perform any operation.

void XTime_SetTime (XTime Xtime_Global)

Timer of A53 runs continuously and the time can not be set as desired. This API doesn't contain anything. It is defined to have uniformity across platforms.

Parameters

<i>Xtime_Global</i>	64bit value to be written to the physical timer counter register.
---------------------	---

Returns

None.

Note

None.

void XTime_GetTime (XTime * Xtime_Global)

Get the time from the physical timer counter register.

Parameters

<i>Xtime_Global</i>	Pointer to the 64-bit location to be updated with the current value of physical timer counter register.
---------------------	---

Returns

None.

Note

None.

Cortex A53 64-bit Processor Specific Include Files

The `xreg_cortexa53.h` file contains definitions for inline assembler code. It provides inline definitions for Cortex A53 GPRs, SPRs and floating point registers.

The `xpseudo_asm_gcc.h` contains the definitions for the most often used inline assembler instructions, available as macros. These can be very useful for tasks such as setting or getting special purpose registers, synchronization, or cache manipulation. These inline assembler instructions can be used from drivers and user applications written in C.

LwIP 2.1.1 Library v1_1

Introduction

The lwIP is an open source TCP/IP protocol suite available under the BSD license. The lwIP is a standalone stack; there are no operating systems dependencies, although it can be used along with operating systems. The lwIP provides two APIs for use by applications:

- RAW API: Provides access to the core lwIP stack.
- Socket API: Provides a BSD sockets style interface to the stack.

The `lwip211_v1_1` is an SDK library that is built on the open source lwIP library version 2.1.1. The `lwip211_v1_1` library provides adapters for the Ethernetlite (`axi_ethernetlite`), the TEMAC (`axi_ethernet`), and the Gigabit Ethernet controller and MAC (GigE) cores. The library can run on MicroBlaze™, ARM Cortex-A9, ARM Cortex-A53, and ARM Cortex-R5 processors. The Ethernetlite and TEMAC cores apply for MicroBlaze systems. The Gigabit Ethernet controller and MAC (GigE) core is applicable only for ARM Cortex-A9 system (Zynq®-7000 processor devices) and ARM Cortex-A53 & ARM Cortex-R5 system (Zynq® UltraScale+™ MPSoC).

Features

The lwIP provides support for the following protocols:

- Internet Protocol (IP)
- Internet Control Message Protocol (ICMP)
- User Datagram Protocol (UDP)
- TCP (Transmission Control Protocol (TCP))
- Address Resolution Protocol (ARP)
- Dynamic Host Configuration Protocol (DHCP)
- Internet Group Message Protocol (IGMP)

References

- lwIP wiki:
<http://lwip.scribblewiki.com>
- Xilinx® lwIP designs and application examples:
http://www.xilinx.com/support/documentation/application_notes/xapp1026.pdf
- lwIP examples using RAW and Socket APIs:
<http://savannah.nongnu.org/projects/lwip/>
- FreeRTOS Port for Zynq is available for download from the [FreeRTOS](#) website

Using lwIP

Overview

The following sections detail the hardware and software steps for using lwIP for networking. The key steps are:

1. Creating a hardware system containing the processor, ethernet core, and a timer. The timer and ethernet interrupts must be connected to the processor using an interrupt controller.
2. Configuring `lwip211_v1_1` to be a part of the software platform. For operating with lwIP socket API, the Xilkernel library or FreeRTOS BSP is a prerequisite. See the Note below.

Note

The Xilkernel library is available only for MicroBlaze systems. For Cortex-A9 based systems (Zynq) and Cortex-A53 or Cortex-R5 based systems (Zynq® UltraScale™+ MPSoC), there is no support for Xilkernel. Instead, use FreeRTOS. A FreeRTOS BSP is available for Zynq systems and must be included for using lwIP socket API. The FreeRTOS BSP for Zynq is available for download from the the [FreeRTOS][freertos] website.

Setting up the Hardware System

This chapter describes the hardware configurations supported by lwIP. The key components of the hardware system include:

- Processor: Either a MicroBlaze™ or a Cortex-A9 or a Cortex-A53 or a Cortex-R5 processor. The Cortex-A9 processor applies to Zynq systems. The Cortex-A53 and Cortex-R5 processors apply to Zynq UltraScale+ MPSoC systems.
- MAC: LwIP supports `axi_etherlite`, `axi_ethernet`, and Gigabit Ethernet controller and MAC (GigE) cores.
- Timer: to maintain TCP timers, lwIP raw API based applications require that certain functions are called at periodic intervals by the application. An application can do this by registering an interrupt handler with a timer.
- DMA: For `axi_ethernet` based systems, the `axi_ethernet` cores can be configured with a soft DMA engine (AXI DMA and MCDMA) or a FIFO interface. For GigE-based Zynq and Zynq UltraScale+ MPSoC systems, there is a built-in DMA and so no extra configuration is needed. Same applies to `axi_etherlite` based systems, which have their built-in buffer management provisions.

The following figure shows a sample system architecture with a Kintex®-6 device utilizing the axi_ethernet core with DMA.




Figure 11.1: System Architecture using axi_ethernet core with DMA

Setting up the Software System

To use lwIP in a software application, you must first compile the lwIP library as a part of the software application. To move the hardware design to SDK, you must first export it from the Hardware tools.

1. Select Project > Export Hardware Design to SDK.
The **Export to SDK** dialog box appears.
2. Click **Export & Launch SDK**.
Vivado® exports the design to SDK. SDK opens and prompts you to create a workspace.
3. Compile the lwIP library:
 - (a) Select **File > New > Xilinx Board Support Package**.
The **New Board Support Package** wizard appears.
 - (b) Specify the project name and select a location for it.
 - (c) Select the BSP.
XilKernel is not supported for Zynq and Zynq UltraScale+ MPSoC devices. FreeRTOS must be used for Zynq. The FreeRTOS BSP for Zynq is available for download from the [FreeRTOS][freertos] website. For more information, see the help documentation provided provided with the port to use the FreeRTOS BSP.
 - (d) Click Finish.
The Board Support Package Settings window opens.

- (e) Select the `lwip211_v1_1` library with version `1_1` .
On the left side of the SDK window, `lwip211_v1_1` appears in the list of libraries to be compiled.
- (f) Select `lwip211_v1_1` in the **Project Explorer** view.
The configuration options for lwIP are listed.
- (g) Configure the lwIP and click OK.
The board support package automatically builds with lwIP included in it.

Configuring lwIP Options

The lwIP library provides configurable parameters. The values for these parameters can be changed in SDK. There are two major categories of configurable options:

- Xilinx Adapter to lwIP options: These control the settings used by Xilinx adapters for the ethernet cores.
- Base lwIP options: These options are part of lwIP library itself, and include parameters for TCP, UDP, IP and other protocols supported by lwIP. The following sections describe the available lwIP configurable options.

Customizing lwIP API Mode

The `lwip211_v1_1` supports both raw API and socket API:

- The raw API is customized for high performance and lower memory overhead. The limitation of raw API is that it is callback-based, and consequently does not provide portability to other TCP stacks.
- The socket API provides a BSD socket-style interface and is very portable; however, this mode is not as efficient as raw API mode in performance and memory requirements. The `lwip211_v1_1` also provides the ability to set the priority on TCP/IP and other lwIP application threads.

The following table describes the lwIP library API mode options.

Attribute	Description	Type	Default
<code>api_mode</code> { <code>RAW_API</code> <code>SOCKET_API</code> }	The lwIP library mode of operation	enum	<code>RAW_API</code>

Attribute	Description	Type	Default
socket_mode_thread_prio	<p>Priority of lwIP TCP/IP thread and all lwIP application threads. This setting applies only when Xilkernel is used in priority mode. It is recommended that all threads using lwIP run at the same priority level.</p> <p>Note For GigE based Zynq-7000 and Zynq UltraScale+ MPSoC systems using FreeRTOS, appropriate priority should be set. The default priority of 1 will not give the expected behaviour. For FreeRTOS (Zynq-7000 and Zynq UltraScale+ MPSoC systems), all internal lwIP tasks (except the main TCP/IP task) are created with the priority level set for this attribute. The TCP/IP task is given a higher priority than other tasks for improved performance. The typical TCP/IP task priority is 1 more than the priority set for this attribute for FreeRTOS.</p>	integer	1

Attribute	Description	Type	Default
use_axieth_on_zynq	<p>In the event that the AxiEthernet soft IP is used on a Zynq-7000 device or a Zynq UltraScale+ MPSoC device.</p> <p>This option ensures that the GigE on the Zynq-7000 PS (EmacPs) is not enabled and the device uses the AxiEthernet soft IP for Ethernet traffic.</p> <p>Note The existing Xilinx-provided lwIP adapters are not tested for multiple MACs. Multiple Axi Ethernet's are not supported on Zynq UltraScale+ MPSoC devices.</p>	integer	0 = Use Zynq-7000 PS-based or ZynMP PS-based GigE controller 1= User AxiEthernet

Configuring Xilinx Adapter Options

The Xilinx adapters for EMAC/GigE cores are configurable.

Ethernetlite Adapter Options

The following table describes the configuration parameters for the axi_etherenlite adapter.

Attribute	Description	Type	Default
sw_rx_fifo_size	Software Buffer Size in bytes of the receive data between EMAC and processor	integer	8192
sw_tx_fifo_size	Software Buffer Size in bytes of the transmit data between processor and EMAC	integer	8192

TEMAC Adapter Options

The following table describes the configuration parameters for the axi_ethernet and GigE adapters.

Attribute	Type	Description
n_tx_descriptors	integer	Number of Tx descriptors to be used. For high performance systems there might be a need to use a higher value. Default is 64.
n_rx_descriptors	integer	Number of Rx descriptors to be used. For high performance systems there might be a need to use a higher value. Typical values are 128 and 256. Default is 64.
n_tx_coalesce	integer	Setting for Tx interrupt coalescing. Default is 1.
n_rx_coalesce	integer	Setting for Rx interrupt coalescing. Default is 1.
tcp_rx_checksum_offload	boolean	Offload TCP Receive checksum calculation (hardware support required). For GigE in Zynq and Zynq UltraScale+ MPSoC, the TCP receive checksum offloading is always present, so this attribute does not apply. Default is false.
tcp_tx_checksum_offload	boolean	Offload TCP Transmit checksum calculation (hardware support required). For GigE cores (Zynq and Zynq UltraScale+ MPSoC), the TCP transmit checksum offloading is always present, so this attribute does not apply. Default is false.

Attribute	Type	Description
tcp_ip_rx_checksum_offload	boolean	<p>Offload TCP and IP Receive checksum calculation (hardware support required). Applicable only for AXI systems. For GigE in Zynq and Zynq UltraScale+ MPSoC devices, the TCP and IP receive checksum offloading is always present, so this attribute does not apply.</p> <p>Default is false.</p>
tcp_ip_tx_checksum_offload	boolean	<p>Offload TCP and IP Transmit checksum calculation (hardware support required). Applicable only for AXI systems. For GigE in Zynq and Zynq UltraScale+ MPSoC devices, the TCP and IP transmit checksum offloading is always present, so this attribute does not apply.</p> <p>Default is false.</p>
phy_link_speed	CONFIG_LINKSPEED_AUTODETECT	<p>Link speed as auto-negotiated by the PHY. lwIP configures the TEMAC/GigE for this speed setting. This setting must be correct for the TEMAC/GigE to transmit or receive packets. The CONFIG_LINKSPEED_AUTODETECT setting attempts to detect the correct link speed by reading the PHY registers; however, this is PHY dependent, and has been tested with the Marvell and TI PHYs present on Xilinx development boards. For other PHYs, select the correct speed.</p> <p>Default is enum.</p>

Attribute	Type	Description
temac_use_jumbo_frames_experimental	boolean	Use TEMAC jumbo frames (with a size up to 9k bytes). If this option is selected, jumbo frames are allowed to be transmitted and received by the TEMAC. For GigE in Zynq there is no support for jumbo frames, so this attribute does not apply. Default is false.

Configuring Memory Options

The lwIP stack provides different kinds of memories. Similarly, when the application uses socket mode, different memory options are used. All the configurable memory options are provided as a separate category. Default values work well unless application tuning is required. The following table describes the memory parameter options.

Attribute	Default	Type	Description
mem_size	131072	Integer	Total size of the heap memory available, measured in bytes. For applications which use a lot of memory from heap (using C library malloc or lwIP routine mem_malloc or pbuf_alloc with PBUF_RAM option), this number should be made higher as per the requirements.
memp_n_pbuf	16	Integer	The number of memp struct pbufs. If the application sends a lot of data out of ROM (or other static memory), this should be set high.
memp_n_udp_pcb	4	Integer	The number of UDP protocol control blocks. One per active UDP connection.

Attribute	Default	Type	Description
memp_n_tcp_pcb	32	Integer	The number of simultaneously active TCP connections.
memp_n_tcp_pcb_listen	8	Integer	The number of listening TC connections.
memp_n_tcp_seg	256	Integer	The number of simultaneously queued TCP segments.
memp_n_sys_timeout	8	Integer	Number of simultaneously active timeouts.
memp_num_netbuf	8	Integer	Number of allowed structure instances of type netbufs. Applicable only in socket mode.
memp_num_netconn	16	Integer	Number of allowed structure instances of type netconns. Applicable only in socket mode.
memp_num_api_msg	16	Integer	Number of allowed structure instances of type api_msg. Applicable only in socket mode.
memp_num_tcpip_msg	64	Integer	Number of TCPIP msg structures (socket mode only).

Note

Because Sockets Mode support uses Xilkernel services, the number of semaphores chosen in the Xilkernel configuration must take the value set for the `memp_num_netbuf` parameter into account. For FreeRTOS BSP there is no setting for the maximum number of semaphores. For FreeRTOS, you can create semaphores as long as memory is available.

Configuring Packet Buffer (Pbuf) Memory Options

Packet buffers (Pbufs) carry packets across various layers of the TCP/IP stack. The following are the pbuf memory options provided by the lwIP stack. Default values work well unless application tuning is required. The following table describes the parameters for the Pbuf memory options.

Attribute	Default	Type	Description
pbuf_pool_size	256	Integer	Number of buffers in pbuf pool. For high performance systems, you might consider increasing the pbuf pool size to a higher value, such as 512.
pbuf_pool_bufsize	1700	Integer	Size of each pbuf in pbuf pool. For systems that support jumbo frames, you might consider using a pbuf pool buffer size that is more than the maximum jumbo frame size.
pbuf_link_hlen	16	Integer	Number of bytes that should be allocated for a link level header.

Configuring ARP Options

The following table describes the parameters for the ARP options. Default values work well unless application tuning is required.

Attribute	Default	Type	Description
arp_table_size	10	Integer	Number of active hardware address IP address pairs cached.
arp_queueing	1	Integer	If enabled outgoing packets are queued during hardware address resolution. This attribute can have two values: 0 or 1.

Configuring IP Options

The following table describes the IP parameter options. Default values work well unless application tuning is required.

Attribute	Default	Type	Description
ip_forward	0	Integer	Set to 1 for enabling ability to forward IP packets across network interfaces. If running lwIP on a single network interface, set to 0. This attribute can have two values: 0 or 1.
ip_options	0	Integer	When set to 1, IP options are allowed (but not parsed). When set to 0, all packets with IP options are dropped. This attribute can have two values: 0 or 1.
ip_reassembly	1	Integer	Reassemble incoming fragmented IP packets.
ip_frag	1	Integer	Fragment outgoing IP packets if their size exceeds MTU.
ip_reass_max_pbufs	128	Integer	Reassembly pbuf queue length.
ip_frag_max_mtu	1500	Integer	Assumed max MTU on any interface for IP fragmented buffer.
ip_default_ttl	255	Integer	Global default TTL used by transport layers.

Configuring ICMP Options

The following table describes the parameter for ICMP protocol option. Default values work well unless application tuning is required.

Attribute	Default	Type	Description
icmp_ttl	255	Integer	ICMP TTL value.

For GigE cores (for Zynq and Zynq MPSoC) there is no support for ICMP in the hardware.

Configuring IGMP Options

The IGMP protocol is supported by lwIP stack. When set true, the following option enables the IGMP protocol.

Attribute	Default	Type	Description
imgp_options	false	Boolean	Specify whether IGMP is required.

Configuring UDP Options

The following table describes UDP protocol options. Default values work well unless application tuning is required.

Attribute	Default	Type	Description
lwip_udp	true	Boolean	Specify whether UDP is required.
udp_ttl	255	Integer	UDP TTL value.

Configuring TCP Options

The following table describes the TCP protocol options. Default values work well unless application tuning is required.

Attribute	Default	Type	Description
lwip_tcp	true	Boolean	Require TCP.
tcp_ttl	255	Integer	TCP TTL value.
tcp_wnd	2048	Integer	TCP Window size in bytes.
tcp_maxrtx	12	Integer	TCP Maximum retransmission value.
tcp_synmaxrtx	4	Integer	TCP Maximum SYN retransmission value.
tcp_queue_ooseq	1	Integer	Accept TCP queue segments out of order. Set to 0 if your device is low on memory.
tcp_mss	1460	Integer	TCP Maximum segment size.
tcp_snd_buf	8192	Integer	TCP sender buffer space in bytes.

Configuring DHCP Options

The DHCP protocol is supported by lwIP stack. The following table describes DHCP protocol options. Default values work well unless application tuning is required.

Attribute	Default	Type	Description
lwip_dhcp	false	Boolean	Specify whether DHCP is required.
dhcp_does_arp_check	false	Boolean	Specify whether ARP checks on offered addresses.

Configuring the Stats Option

lwIP stack has been written to collect statistics, such as the number of connections used; amount of memory used; and number of semaphores used, for the application. The library provides the stats_display() API to dump out the statistics relevant to the context in which the call is used. The stats option can be turned on to enable the statistics information to be collected and displayed when the stats_display API is called from user code. Use the following option to enable collecting the stats information for the application.

Attribute	Description	Type	Default
lwip_stats	Turn on lwIP Statistics	int	0

Configuring the Debug Option

lwIP provides debug information. The following table lists all the available options.

Attribute	Default	Type	Description
lwip_debug	false	Boolean	Turn on/off lwIP debugging.
ip_debug	false	Boolean	Turn on/off IP layer debugging.
tcp_debug	false	Boolean	Turn on/off TCP layer debugging.
udp_debug	false	Boolean	Turn on/off UDP layer debugging.
icmp_debug	false	Boolean	Turn on/off ICMP protocol debugging.
igmp_debug	false	Boolean	Turn on/off IGMP protocol debugging.

Attribute	Default	Type	Description
netif_debug	false	Boolean	Turn on/off network interface layer debugging.
sys_debug	false	Boolean	Turn on/off sys arch layer debugging.
pbuf_debug	false	Boolean	Turn on/off pbuf layer debugging

LwIP Library APIs

The lwIP library provides two different APIs: RAW API and Socket API.

Raw API

The Raw API is callback based. Applications obtain access directly into the TCP stack and vice-versa. As a result, there is no extra socket layer, and using the Raw API provides excellent performance at the price of compatibility with other TCP stacks.

Xilinx Adapter Requirements when using the RAW API

In addition to the lwIP RAW API, the Xilinx adapters provide the `xemacif_input` utility function for receiving packets. This function must be called at frequent intervals to move the received packets from the interrupt handlers to the lwIP stack. Depending on the type of packet received, lwIP then calls registered application callbacks.

The `$XILINX_SDK/sw/ThirdParty/sw_services/lwip211_v1_1/src/lwip-2.1.1/doc/rawapi.txt` file describes the lwIP Raw API.

LwIP Performance

The following table provides the maximum TCP throughput achievable by FPGA, CPU, EMAC, and system frequency in RAW modes. Applications requiring high performance should use the RAW API.

FPGA	CPU	EMAC	System Frequency	Max TCP Throughput in RAW Mode (Mbps)
Virtex®	MicroBlaze	axi-ethernet	100 MHz	RX Side: 182 TX Side: 100
Virtex	MicroBlaze	xps-ll-temac	100 MHz	RX Side: 178 TX Side: 100
Virtex	MicroBlaze	xps-ethernetlite	100 MHz	RX Side: 50 TX Side: 38

RAW API Example

Applications using the RAW API are single threaded. The following pseudo-code illustrates a typical RAW mode program structure.

```
int main()
{
    struct netif *netif, server_netif;
    ip_addr_t ipaddr, netmask, gw;

    /* the MAC address of the board.
     * This should be unique per board/PHY */
    unsigned char mac_ethernet_address[] =
        {0x00, 0x0a, 0x35, 0x00, 0x01, 0x02};

    lwip_init();

    /* Add network interface to the netif_list,
     * and set it as default */
    if (!xemac_add(netif, &ipaddr, &netmask,
        &gw, mac_ethernet_address,
        EMAC_BASEADDR)) {
        printf("Error adding N/W interface\n\r");
        return -1;
    }
    netif_set_default(netif);

    /* now enable interrupts */
    platform_enable_interrupts();

    /* specify that the network if is up */
    netif_set_up(netif);

    /* start the application, setup callbacks */
    start_application();

    /* receive and process packets */
    while (1) {
        xemacif_input(netif);
        /* application specific functionality */
        transfer_data();
    }
}
```

Socket API

The lwIP socket API provides a BSD socket-style API to programs. This API provides an execution model that is a blocking, open-read-write-close paradigm.

Xilinx Adapter Requirements when using the Socket API

Applications using the Socket API with Xilinx adapters need to spawn a separate thread called `xemacif_input_thread`. This thread takes care of moving received packets from the interrupt handlers to the `tcpip_thread` of the lwIP. Application threads that use lwIP must be created using the lwIP `sys_thread_new` API. Internally, this function makes use of the appropriate thread or task creation routines provided by XilKernel or FreeRTOS.

Xilkernel/FreeRTOS scheduling policy when using the Socket API

lwIP in socket mode requires the use of the Xilkernel or FreeRTOS, which provides two policies for thread scheduling: round-robin and priority based.

There are no special requirements when round-robin scheduling policy is used because all threads or tasks with same priority receive the same time quanta. This quanta is fixed by the RTOS (Xilkernel or FreeRTOS) being used.

With priority scheduling, care must be taken to ensure that lwIP threads or tasks are not starved. For Xilkernel, lwIP internally launches all threads at the priority level specified in `socket_mode_thread_prio`. For FreeRTOS, lwIP internally launches all tasks except the main TCP/IP task at the priority specified in `socket_mode_thread_prio`. The TCP/IP task in FreeRTOS is launched with a higher priority (one more than priority set in `socket_mode_thread_prio`). In addition, application threads must launch `xemacif_input_thread`. The priorities of both `xemacif_input_thread`, and the lwIP internal threads (`socket_mode_thread_prio`) must be high enough in relation to the other application threads so that they are not starved.

Socket API Example

XilKernel-based applications in socket mode can specify a static list of threads that XilKernel spawns on startup in the XilKernel Software Platform Settings dialog box. Assuming that `main_thread()` is a thread specified to be launched by XilKernel, control reaches this first thread from application `main` after the XilKernel schedule is started. In `main_thread`, one more thread (`network_thread`) is created to initialize the MAC layer.

For FreeRTOS (Zynq-7000 processor systems) based applications, once the control reaches application `main` routine, a task (can be termed as `main_thread`) with an entry point function as `main_thread()` is created before starting the scheduler. After the FreeRTOS scheduler starts, the control reaches `main_thread()`, where the lwIP internal initialization happens. The application then creates one more thread (`network_thread`) to initialize the MAC layer.

The following pseudo-code illustrates a typical socket mode program structure.

```
void network_thread(void *p)
{
    struct netif *netif;
    ip_addr_t ipaddr, netmask, gw;

    /* the MAC address of the board.
     * This should be unique per board/PHY */
    unsigned char mac_ethernet_address[] =
        {0x00, 0x0a, 0x35, 0x00, 0x01, 0x02};

    netif = &server_netif;

    /* initialize IP addresses to be used */
    IP4_ADDR(&ipaddr, 192, 168, 1, 10);
    IP4_ADDR(&netmask, 255, 255, 255, 0);
    IP4_ADDR(&gw, 192, 168, 1, 1);

    /* Add network interface to the netif_list,
     * and set it as default */
    if (!xemac_add(netif, &ipaddr, &netmask,
        &gw, mac_ethernet_address,
        EMAC_BASEADDR)) {
        printf("Error adding N/W interface\n\r");
        return;
    }
    netif_set_default(netif);
}
```

```

/* specify that the network if is up */
netif_set_up(netif);

/* start packet receive thread
- required for lwIP operation */
sys_thread_new("xemacif_input_thread", xemacif_input_thread,
    netif,
    THREAD_STACKSIZE, DEFAULT_THREAD_PRI0);

/* now we can start application threads */
/* start webserver thread (e.g.) */
sys_thread_new("httpd" web_application_thread, 0,
    THREAD_STACKSIZE DEFAULT_THREAD_PRI0);
}

int main_thread()
{
    /* initialize lwIP before calling sys_thread_new */
    lwip_init();

    /* any thread using lwIP should be created using
    * sys_thread_new() */
    sys_thread_new("network_thread" network_thread, NULL,
        THREAD_STACKSIZE DEFAULT_THREAD_PRI0);

    return 0;
}

```

Using the Xilinx Adapter Helper Functions

The Xilinx adapters provide the following helper functions to simplify the use of the lwIP APIs.



Xillsf Library v5.14

Overview

The LibXil Isf library:

- Allows you to Write, Read, and Erase the Serial Flash.
- Allows protection of the data stored in the Serial Flash from unwarranted modification by enabling the Sector Protection feature.
- Supports multiple instances of Serial Flash at a time, provided they are of the same device family (Atmel, Intel, STM, Winbond, SST, or Spansion) as the device family is selected at compile time.
- Allows your application to perform Control operations on Intel, STM, Winbond, SST, and Spansion Serial Flash.
- Requires the underlying hardware platform to contain the axi_quad_spi, ps7_spi, ps7_qspi, psu_qspi, psv_ospi, or psu_spi device for accessing the Serial Flash.
- Uses the Xilinx® SPI interface drivers in interrupt-driven mode or polled mode for communicating with the Serial Flash. In interrupt mode, the user application must acknowledge any associated interrupts from the Interrupt Controller.

Additional information:

- In interrupt mode, the application is required to register a callback to the library and the library registers an internal status handler to the selected interface driver.
- When your application requests a library operation, it is initiated and control is given back to the application. The library tracks the status of the interface transfers, and notifies the user application upon completion of the selected library operation.
- Added support in the library for SPI PS and QSPI PS. You must select one of the interfaces at compile time.
- Added support for QSPIPSU and SPIPS flash interface on Zynq® UltraScale+™ MPSoC.
- Added support for OSPIPSV flash interface
- When your application requests selection of QSPIPS interface during compilation, the QSPI PS or QSPI PSU interface, based on the hardware platform, are selected.
- When the SPIPS interface is selected during compilation, the SPI PS or the SPI PSU interface is selected.
- When the OSPI interface is selected during compilation, the OSPIPSV interface is selected.

Supported Devices

The table below lists the supported Xilinx in-system and external serial flash memories.

Device Series	Manufacturer
AT45DB011D AT45DB021D AT45DB041D AT45DB081D AT45DB161D AT45DB321D AT45DB642D	Atmel
W25Q16 W25Q32 W25Q64 W25Q80 W25Q128 W25X10 W25X20 W25X40 W25X80 W25X16 W25X32 W25X64	Winbond
S25FL004 S25FL008 S25FL016 S25FL032 S25FL064 S25FL128 S25FL129 S25FL256 S25FL512 S70FL01G	Spansion
SST25WF080	SST

Device Series	Manufacturer
N25Q032 N25Q064 N25Q128 N25Q256 N25Q512 N25Q00AA MT25Q01 MT25Q02 MT25Q512 MT25QL02G MT25QU02G MT35XU512ABA	Micron
MX66L1G45G MX66U1G45G	Macronix
IS25WP256D IS25LP256D IS25LWP512M IS25LP512M IS25WP064A IS25LP064A IS25WP032D IS25LP032D IS25WP016D IS25LP016D IS25WP080D IS25LP080D IS25LP128F IS25WP128F	ISSI

Note

Intel, STM, and Numonyx serial flash devices are now a part of Serial Flash devices provided by Micron.

References

- Spartan-3AN FPGA In-System Flash User Guide (UG333):
http://www.xilinx.com/support/documentation/user_guides/ug333.pdf
- Winbond Serial Flash Page:
http://www.winbond.com/hq/product/code-storage-flash-memory/serial-nor-flash/?__locale=en

- Intel (Numonyx) S33 Serial Flash Memory, SST SST25WF080, Micron N25Q flash family :
<https://www.micron.com/products/nor-flash/serial-nor-flash>

Xllsf Library API

Overview

This chapter provides a linked summary and detailed descriptions of the Xllsf library APIs.

Functions

- int [Xlsf_Initialize](#) (Xlsf *InstancePtr, Xlsf_Iface *SpiInstPtr, u8 SlaveSelect, u8 *WritePtr)
- int [Xlsf_GetStatus](#) (Xlsf *InstancePtr, u8 *ReadPtr)
- int [Xlsf_GetStatusReg2](#) (Xlsf *InstancePtr, u8 *ReadPtr)
- int [Xlsf_GetDeviceInfo](#) (Xlsf *InstancePtr, u8 *ReadPtr)
- u32 [GetRealAddr](#) (Xlsf_Iface *QspiPtr, u32 Address)
- int [Xlsf_Write](#) (Xlsf *InstancePtr, Xlsf_WriteOperation Operation, void *OpParamPtr)
- int [Xlsf_Read](#) (Xlsf *InstancePtr, Xlsf_ReadOperation Operation, void *OpParamPtr)
- int [Xlsf_Erase](#) (Xlsf *InstancePtr, Xlsf_EraseOperation Operation, u32 Address)
- int [Xlsf_MicronFlashEnter4BAddMode](#) (Xlsf *InstancePtr)
- int [Xlsf_MicronFlashExit4BAddMode](#) (Xlsf *InstancePtr)
- int [Xlsf_SectorProtect](#) (Xlsf *InstancePtr, Xlsf_SpOperation Operation, u8 *BufferPtr)
- int [Xlsf_Ioctl](#) (Xlsf *InstancePtr, Xlsf_IoctlOperation Operation)
- int [Xlsf_WriteEnable](#) (Xlsf *InstancePtr, u8 WriteEnable)
- void [Xlsf_RegisterInterface](#) (Xlsf *InstancePtr)
- int [Xlsf_SetSpiConfiguration](#) (Xlsf *InstancePtr, Xlsf_Iface *SpiInstPtr, u32 Options, u8 PreScaler)
- void [Xlsf_SetStatusHandler](#) (Xlsf *InstancePtr, Xlsf_Iface *XlfaceInstancePtr, Xlsf_StatusHandler Xllsf_Handler)
- void [Xlsf_IfaceHandler](#) (void *CallbackRef, u32 StatusEvent, unsigned int ByteCount)

Function Documentation

int Xlsf_Initialize (Xlsf * InstancePtr, Xlsf_Iface * SpiInstPtr, u8 SlaveSelect, u8 * WritePtr)

This API when called initializes the SPI interface with default settings.

With custom settings, user should call [Xlsf_SetSpiConfiguration\(\)](#) and then call this API. The geometry of the underlying Serial Flash is determined by reading the Joint Electron Device Engineering Council (JEDEC) Device Information and the Status Register of the Serial Flash.

Parameters

<i>InstancePtr</i>	Pointer to the Xlsf instance.
<i>SpiInstPtr</i>	Pointer to Xlsf_iface instance to be worked on.
<i>SlaveSelect</i>	It is a 32-bit mask with a 1 in the bit position of slave being selected. Only one slave can be selected at a time.
<i>WritePtr</i>	<p>Pointer to the buffer allocated by the user to be used by the In-system and Serial Flash Library to perform any read/write operations on the Serial Flash device. User applications must pass the address of this buffer for the Library to work.</p> <ul style="list-style-type: none"> • Write operations : <ul style="list-style-type: none"> ○ The size of this buffer should be equal to the Number of bytes to be written to the Serial Flash + XISF_CMD_MAX_EXTRA_BYTES. ○ The size of this buffer should be large enough for usage across all the applications that use a common instance of the Serial Flash. ○ A minimum of one byte and a maximum of ISF_PAGE_SIZE bytes can be written to the Serial Flash, through a single Write operation. • Read operations : <ul style="list-style-type: none"> ○ The size of this buffer should be equal to XISF_CMD_MAX_EXTRA_BYTES, if the application only reads from the Serial Flash (no write operations).

Returns

- XST_SUCCESS if successful.
- XST_DEVICE_IS_STOPPED if the device must be started before transferring data.
- XST_FAILURE, otherwise.

Note

- The [Xlsf_Initialize\(\)](#) API is a blocking call (for both polled and interrupt modes of the Spi driver). It reads the JEDEC information of the device and waits till the transfer is complete before checking if the information is valid.
- This library can support multiple instances of Serial Flash at a time, provided they are of the same device family (either Atmel, Intel or STM, Winbond or Spansion) as the device family is selected at compile time.

int Xlzf_GetStatus (Xlzf * InstancePtr, u8 * ReadPtr)

This API reads the Serial Flash Status Register.

Parameters

<i>InstancePtr</i>	Pointer to the Xlzf instance.
<i>ReadPtr</i>	Pointer to the memory where the Status Register content is copied.

Returns

XST_SUCCESS if successful else XST_FAILURE.

Note

The contents of the Status Register is stored at second byte pointed by the ReadPtr.

int Xlzf_GetStatusReg2 (Xlzf * InstancePtr, u8 * ReadPtr)

This API reads the Serial Flash Status Register 2.

Parameters

<i>InstancePtr</i>	Pointer to the Xlzf instance.
<i>ReadPtr</i>	Pointer to the memory where the Status Register content is copied.

Returns

XST_SUCCESS if successful else XST_FAILURE.

Note

The contents of the Status Register 2 is stored at the second byte pointed by the ReadPtr. This operation is available only in Winbond Serial Flash.

int Xlzf_GetDeviceInfo (Xlzf * InstancePtr, u8 * ReadPtr)

This API reads the Joint Electron Device Engineering Council (JEDEC) information of the Serial Flash.

Parameters

<i>InstancePtr</i>	Pointer to the Xlzf instance.
<i>ReadPtr</i>	Pointer to the buffer where the Device information is copied.

Returns

XST_SUCCESS if successful else XST_FAILURE.

Note

The Device information is stored at the second byte pointed by the ReadPtr.

u32 GetRealAddr (Xlzf_iface * QspiPtr, u32 Address)

Function to get the real address of flash in case dual parallel and stacked configuration.

Function to get the real address of flash in case dual parallel and stacked configuration.

This functions translates the address based on the type of interconnection. In case of stacked, this function asserts the corresponding slave select.

Parameters

<i>QspiPtr</i>	is a pointer to Xlzf_iface instance to be worked on.
<i>Address</i>	which is to be accessed (for erase, write or read)

Returns

RealAddr is the translated address - for single it is unchanged for stacked, the lower flash size is subtracted for parallel the address is divided by 2.

Note

None.

int Xlzf_Write (Xlzf * InstancePtr, Xlzf_WriteOperation Operation, void * OpParamPtr)

This API writes the data to the Serial Flash.

Parameters

<i>InstancePtr</i>	Pointer to the XIsf instance.
<i>Operation</i>	<p>Type of write operation to be performed on the Serial Flash. The different operations are</p> <ul style="list-style-type: none"> • XISF_WRITE: Normal Write • XISF_DUAL_IP_PAGE_WRITE: Dual Input Fast Program • XISF_DUAL_IP_EXT_PAGE_WRITE: Dual Input Extended Fast Program • XISF_QUAD_IP_PAGE_WRITE: Quad Input Fast Program • XISF_QUAD_IP_EXT_PAGE_WRITE: Quad Input Extended Fast Program • XISF_AUTO_PAGE_WRITE: Auto Page Write • XISF_BUFFER_WRITE: Buffer Write • XISF_BUF_TO_PAGE_WRITE_WITH_ERASE: Buffer to Page Transfer with Erase • XISF_BUF_TO_PAGE_WRITE_WITHOUT_ERASE: Buffer to Page Transfer without Erase • XISF_WRITE_STATUS_REG: Status Register Write • XISF_WRITE_STATUS_REG2: 2 byte Status Register Write • XISF_OTP_WRITE: OTP Write.
<i>OpParamPtr</i>	Pointer to a structure variable which contains operational parameters of the specified operation. This parameter type is dependant on value of first argument(Operation). For more details, refer Operations .

Operations

- Normal Write(XISF_WRITE), Dual Input Fast Program (XISF_DUAL_IP_PAGE_WRITE), Dual Input Extended Fast Program(XISF_DUAL_IP_EXT_PAGE_WRITE), Quad Input Fast Program(XISF_QUAD_IP_PAGE_WRITE), Quad Input Extended Fast Program (XISF_QUAD_IP_EXT_PAGE_WRITE):
 - The OpParamPtr must be of type struct XIsf_WriteParam.
 - OpParamPtr->Address is the start address in the Serial Flash.
 - OpParamPtr->WritePtr is a pointer to the data to be written to the Serial Flash.
 - OpParamPtr->NumBytes is the number of bytes to be written to Serial Flash.
 - This operation is supported for Atmel, Intel, STM, Winbond and Spansion Serial Flash.
- Auto Page Write (XISF_AUTO_PAGE_WRITE):

- The OpParamPtr must be of 32 bit unsigned integer variable.
- This is the address of page number in the Serial Flash which is to be refreshed.
- This operation is only supported for Atmel Serial Flash.
- Buffer Write (XISF_BUFFER_WRITE):
 - The OpParamPtr must be of type struct Xlsf_BufferToFlashWriteParam.
 - OpParamPtr->BufferNum specifies the internal SRAM Buffer of the Serial Flash. The valid values are XISF_PAGE_BUFFER1 or XISF_PAGE_BUFFER2. XISF_PAGE_BUFFER2 is not valid in case of AT45DB011D Flash as it contains a single buffer.
 - OpParamPtr->WritePtr is a pointer to the data to be written to the Serial Flash SRAM Buffer.
 - OpParamPtr->ByteOffset is byte offset in the buffer from where the data is to be written.
 - OpParamPtr->NumBytes is number of bytes to be written to the Buffer. This operation is supported only for Atmel Serial Flash.
- Buffer To Memory Write With Erase (XISF_BUF_TO_PAGE_WRITE_WITH_ERASE)/ Buffer To Memory Write Without Erase (XISF_BUF_TO_PAGE_WRITE_WITHOUT_ERASE):
 - The OpParamPtr must be of type struct Xlsf_BufferToFlashWriteParam.
 - OpParamPtr->BufferNum specifies the internal SRAM Buffer of the Serial Flash. The valid values are XISF_PAGE_BUFFER1 or XISF_PAGE_BUFFER2. XISF_PAGE_BUFFER2 is not valid in case of AT45DB011D Flash as it contains a single buffer.
 - OpParamPtr->Address is starting address in the Serial Flash memory from where the data is to be written. These operations are only supported for Atmel Serial Flash.
- Write Status Register (XISF_WRITE_STATUS_REG):
 - The OpParamPtr must be of type of 8 bit unsigned integer variable. This is the value to be written to the Status Register.
 - This operation is only supported for Intel, STM Winbond and Spansion Serial Flash.
- Write Status Register2 (XISF_WRITE_STATUS_REG2):
 - The OpParamPtr must be of type (u8 *) and should point to two 8 bit unsigned integer values. This is the value to be written to the 16 bit Status Register. This operation is only supported in Winbond (W25Q) Serial Flash.
- One Time Programmable Area Write(XISF_OTP_WRITE):
 - The OpParamPtr must be of type struct Xlsf_WriteParam.
 - OpParamPtr->Address is the address in the SRAM Buffer of the Serial Flash to which the data is to be written.
 - OpParamPtr->WritePtr is a pointer to the data to be written to the Serial Flash.
 - OpParamPtr->NumBytes should be set to 1 when performing OTPWrite operation. This operation is only supported for Intel Serial Flash.

Returns

XST_SUCCESS if successful else XST_FAILURE.

Note

- Application must fill the structure elements of the third argument and pass its pointer by type casting it with void pointer.
- For Intel, STM, Winbond and Spansion Serial Flash, the user application must call the [Xlsf_WriteEnable\(\)](#) API by passing XISF_WRITE_ENABLE as an argument, before calling the [Xlsf_Write\(\)](#) API.

int Xlsf_Read (Xlsf * InstancePtr, Xlsf_ReadOperation Operation, void * OpParamPtr)

This API reads the data from the Serial Flash.

Parameters

<i>InstancePtr</i>	Pointer to the Xlsf instance.
<i>Operation</i>	Type of the read operation to be performed on the Serial Flash. The different operations are <ul style="list-style-type: none"> • XISF_READ: Normal Read • XISF_FAST_READ: Fast Read • XISF_PAGE_TO_BUF_TRANS: Page to Buffer Transfer • XISF_BUFFER_READ: Buffer Read • XISF_FAST_BUFFER_READ: Fast Buffer Read • XISF_OTP_READ: One Time Programmable Area (OTP) Read • XISF_DUAL_OP_FAST_READ: Dual Output Fast Read • XISF_DUAL_IO_FAST_READ: Dual Input/Output Fast Read • XISF_QUAD_OP_FAST_READ: Quad Output Fast Read • XISF_QUAD_IO_FAST_READ: Quad Input/Output Fast Read
<i>OpParamPtr</i>	Pointer to structure variable which contains operational parameter of specified Operation. This parameter type is dependant on the type of Operation to be performed. For more details, refer Operations .

Operations

- Normal Read (XISF_READ), Fast Read (XISF_FAST_READ), One Time Programmable Area Read (XISF_OTP_READ), Dual Output Fast Read (XISF_CMD_DUAL_OP_FAST_READ), Dual Input/Output Fast Read (XISF_CMD_DUAL_IO_FAST_READ), Quad Output Fast Read (XISF_CMD_QUAD_OP_FAST_READ) and Quad Input/Output Fast Read (XISF_CMD_QUAD_IO_FAST_READ):
 - The OpParamPtr must be of type struct Xlsf_ReadParam.

- OpParamPtr->Address is start address in the Serial Flash.
- OpParamPtr->ReadPtr is a pointer to the memory where the data read from the Serial Flash is stored.
- OpParamPtr->NumBytes is number of bytes to read.
- OpParamPtr->NumDummyBytes is the number of dummy bytes to be transmitted for the Read command. This parameter is only used in case of Dual and Quad reads.
- Normal Read and Fast Read operations are supported for Atmel, Intel, STM, Winbond and Spansion Serial Flash.
- Dual and quad reads are supported for Winbond (W25QXX), Numonyx(N25QXX) and Spansion (S25FL129) quad flash.
- OTP Read operation is only supported in Intel Serial Flash.
- Page To Buffer Transfer (XISF_PAGE_TO_BUF_TRANS):
 - The OpParamPtr must be of type struct Xlsf_FlashToBufTransferParam .
 - OpParamPtr->BufferNum specifies the internal SRAM Buffer of the Serial Flash. The valid values are XISF_PAGE_BUFFER1 or XISF_PAGE_BUFFER2. XISF_PAGE_BUFFER2 is not valid in case of AT45DB011D Flash as it contains a single buffer.
 - OpParamPtr->Address is start address in the Serial Flash. This operation is only supported in Atmel Serial Flash.
- Buffer Read (XISF_BUFFER_READ) and Fast Buffer Read(XISF_FAST_BUFFER_READ):
 - The OpParamPtr must be of type struct Xlsf_BufferReadParam.
 - OpParamPtr->BufferNum specifies the internal SRAM Buffer of the Serial Flash. The valid values are XISF_PAGE_BUFFER1 or XISF_PAGE_BUFFER2. XISF_PAGE_BUFFER2 is not valid in case of AT45DB011D Flash as it contains a single buffer.
 - OpParamPtr->ReadPtr is pointer to the memory where data read from the SRAM buffer is to be stored.
 - OpParamPtr->ByteOffset is byte offset in the SRAM buffer from where the first byte is read.
 - OpParamPtr->NumBytes is the number of bytes to be read from the Buffer. These operations are supported only in Atmel Serial Flash.

Returns

XST_SUCCESS if successful else XST_FAILURE.

Note

- Application must fill the structure elements of the third argument and pass its pointer by type casting it with void pointer.
- The valid data is available from the fourth location pointed to by the ReadPtr for Normal Read and Buffer Read operations.
- The valid data is available from fifth location pointed to by the ReadPtr for Fast Read, Fast Buffer Read and OTP Read operations.
- The valid data is available from the (4 + NumDummyBytes)th location pointed to by ReadPtr for Dual/Quad Read operations.

int Xlzf_Erase (Xlzf * InstancePtr, Xlzf_EraseOperation Operation, u32 Address)

This API erases the contents of the specified memory in the Serial Flash.

Parameters

<i>InstancePtr</i>	Pointer to the Xlzf instance.
<i>Operation</i>	Type of Erase operation to be performed on the Serial Flash. The different operations are <ul style="list-style-type: none"> • XISF_PAGE_ERASE: Page Erase • XISF_BLOCK_ERASE: Block Erase • XISF_SECTOR_ERASE: Sector Erase • XISF_BULK_ERASE: Bulk Erase
<i>Address</i>	Address of the Page/Block/Sector to be erased. The address can be either Page address, Block address or Sector address based on the Erase operation to be performed.

Returns

XST_SUCCESS if successful else XST_FAILURE.

Note

- The erased bytes will read as 0xFF.
- For Intel, STM, Winbond or Spansion Serial Flash the user application must call [Xlzf_WriteEnable\(\)](#) API by passing XISF_WRITE_ENABLE as an argument before calling [Xlzf_Erase\(\)](#) API.
- Atmel Serial Flash support Page/Block/Sector Erase operations.
- Intel, Winbond, Numonyx (N25QXX) and Spansion Serial Flash support Sector/Block/Bulk Erase operations.
- STM (M25PXX) Serial Flash support Sector/Bulk Erase operations.

int Xlzf_MicronFlashEnter4BAddMode (Xlzf * InstancePtr)

This API enters the Micron flash device into 4 bytes addressing mode.

As per the Micron spec, before issuing the command to enter into 4 byte addr mode, a write enable command is issued.

Parameters

<i>InstancePtr</i>	Pointer to the Xlzf instance.
--------------------	-------------------------------

Returns

XST_SUCCESS if successful else XST_FAILURE.

Note

Applicable only for Micron flash devices

int Xlzf_MicronFlashExit4BAddMode (Xlzf * InstancePtr)

This API exits the Micron flash device from 4 bytes addressing mode.

As per the Micron spec, before issuing this command a write enable command is first issued.

Parameters

<i>InstancePtr</i>	Pointer to the Xlzf instance.
--------------------	-------------------------------

Returns

XST_SUCCESS if successful else XST_FAILURE.

Note

Applicable only for Micron flash devices

int Xlzf_SectorProtect (Xlzf * InstancePtr, Xlzf_SpOperation Operation, u8 * BufferPtr)

This API is used for performing Sector Protect related operations.

Parameters

<i>InstancePtr</i>	Pointer to the Xlzf instance.
<i>Operation</i>	Type of Sector Protect operation to be performed on the Serial Flash. The different operations are <ul style="list-style-type: none"> • XISF_SPR_READ: Read Sector Protection Register • XISF_SPR_WRITE: Write Sector Protection Register • XISF_SPR_ERASE: Erase Sector Protection Register • XISF_SP_ENABLE: Enable Sector Protection • XISF_SP_DISABLE: Disable Sector Protection
<i>BufferPtr</i>	Pointer to the memory where the SPR content is read to/written from. This argument can be NULL if the Operation is SprErase, SpEnable and SpDisable.

Returns

- XST_SUCCESS if successful.
- XST_FAILURE if it fails.

Note

- The SPR content is stored at the fourth location pointed by the BufferPtr when performing XISF_SPR_READ operation.
- For Intel, STM, Winbond and Spansion Serial Flash, the user application must call the [Xlsf_WriteEnable\(\)](#) API by passing XISF_WRITE_ENABLE as an argument, before calling the [Xlsf_SectorProtect\(\)](#) API, for Sector Protect Register Write (XISF_SPR_WRITE) operation.
- Atmel Flash supports all these Sector Protect operations.
- Intel, STM, Winbond and Spansion Flash support only Sector Protect Read and Sector Protect Write operations.

int Xlsf_ioctl (Xlsf * InstancePtr, Xlsf_ioctlOperation Operation)

This API configures and controls the Intel, STM, Winbond and Spansion Serial Flash.

Parameters

<i>InstancePtr</i>	Pointer to the Xlsf instance.
<i>Operation</i>	Type of Control operation to be performed on the Serial Flash. The different control operations are <ul style="list-style-type: none"> • XISF_RELEASE_DPD: Release from Deep Power Down (DPD) Mode • XISF_ENTER_DPD: Enter DPD Mode • XISF_CLEAR_SR_FAIL_FLAGS: Clear Status Register Fail Flags

Returns

XST_SUCCESS if successful else XST_FAILURE.

Note

- Atmel Serial Flash does not support any of these operations.
- Intel Serial Flash support Enter/Release from DPD Mode and Clear Status Register Fail Flags.
- STM, Winbond and Spansion Serial Flash support Enter/Release from DPD Mode.
- Winbond (W25QXX) Serial Flash support Enable High Performance mode.

int Xlzf_WriteEnable (Xlzf * InstancePtr, u8 WriteEnable)

This API Enables/Disables writes to the Intel, STM, Winbond and Spansion Serial Flash.

Parameters

<i>InstancePtr</i>	Pointer to the Xlzf instance.
<i>WriteEnable</i>	Specifies whether to Enable (XISF_CMD_ENABLE_WRITE) or Disable (XISF_CMD_DISABLE_WRITE) the writes to the Serial Flash.

Returns

XST_SUCCESS if successful else XST_FAILURE.

Note

This API works only for Intel, STM, Winbond and Spansion Serial Flash. If this API is called for Atmel Flash, XST_FAILURE is returned.

void Xlzf_RegisterInterface (Xlzf * InstancePtr)

This API registers the interface SPI/SPI PS/QSPI PS.

Parameters

<i>InstancePtr</i>	Pointer to the Xlzf instance.
--------------------	-------------------------------

Returns

None

int Xlzf_SetSpiConfiguration (Xlzf * InstancePtr, Xlzf_iface * SpiInstPtr, u32 Options, u8 PreScaler)

This API sets the configuration of SPI.

This will set the options and clock prescaler (if applicable).

Parameters

<i>InstancePtr</i>	Pointer to the Xlzf instance.
<i>SpiInstPtr</i>	Pointer to Xlzf_iface instance to be worked on.
<i>Options</i>	Specified options to be set.
<i>PreScaler</i>	Value of the clock prescaler to set.

Returns

XST_SUCCESS if successful else XST_FAILURE.

Note

This API can be called before calling [Xlsf_Initialize\(\)](#) to initialize the SPI interface in other than default options mode. PreScaler is only applicable to PS SPI/QSPI.

void Xlsf_SetStatusHandler (Xlsf * InstancePtr, Xlsf_Iface * XlfaceInstancePtr, Xlsf_StatusHandler Xllsf_Handler)

This API is to set the Status Handler when an interrupt is registered.

Parameters

<i>InstancePtr</i>	Pointer to the Xlsf Instance.
<i>XlfaceInstancePtr</i>	Pointer to the Xlsf_Iface instance to be worked on.
<i>Xllsf_Handler</i>	Status handler for the application.

Returns

None

Note

None.

void Xlsf_IfaceHandler (void * CallbackRef, u32 StatusEvent, unsigned int ByteCount)

This API is the handler which performs processing for the QSPI driver.

It is called from an interrupt context such that the amount of processing performed should be minimized. It is called when a transfer of QSPI data completes or an error occurs.

This handler provides an example of how to handle QSPI interrupts but is application specific.

Parameters

<i>CallbackRef</i>	Reference passed to the handler.
<i>StatusEvent</i>	Status of the QSPI .
<i>ByteCount</i>	Number of bytes transferred.

Returns

None

Note

None.

Library Parameters in MSS File

Xilisf Library can be integrated with a system using the following snippet in the Microprocessor Software Specification (MSS) file:

```
BEGIN LIBRARY
PARAMETER LIBRARY_NAME = xilisf
PARAMETER LIBRARY_VER = 5.14
PARAMETER serial_flash_family = 1
PARAMETER serial_flash_interface = 1
END
```

The table below describes the libgen customization parameters.

Parameter	Default Value	Description
LIBRARY_NAME	xilisf	Specifies the library name.
LIBRARY_VER	5.14	Specifies the library version.
serial_flash_family	1	Specifies the serial flash family. Supported numerical values are: 1 = Xilinx In-system Flash or Atmel Serial Flash 2 = Intel (Numonyx) S33 Serial Flash 3 = STM (Numonyx) M25PXX/N25QXX Serial Flash 4 = Winbond Serial Flash 5 = Spansion Serial Flash/Micron Serial Flash/Cypress Serial Flash 6 = SST Serial Flash
Serial_flash_interface	1	Specifies the serial flash interface. Supported numerical values are: 1 = AXI QSPI Interface 2 = SPI PS Interface 3 = QSPI PS Interface or QSPI PSU Interface 4 = OSPIPSV Interface for OSPI



Note

Intel, STM, and Numonyx serial flash devices are now a part of Serial Flash devices provided by Micron.



XiFFS Library v4.2

Overview

The Xilinx fat file system (FFS) library consists of a file system and a glue layer.

This FAT file system can be used with an interface supported in the glue layer.

The file system code is open source and is used as it is. Currently, the Glue layer implementation supports the SD/eMMC interface and a RAM based file system.

Application should make use of APIs provided in ff.h. These file system APIs access the driver functions through the glue layer.

The file system supports FAT16, FAT32, and exFAT (optional). The APIs are standard file system APIs. For more information, see the http://elm-chan.org/fsw/ff/00index_e.html.

Note

The XilFFS library uses Revision R0.13b of the generic FAT filesystem module.

Library Files

The table below lists the file system files.

File	Description
ff.c	Implements all the file system APIs
ff.h	File system header
ffconf.h	File system configuration header – File system configurations such as READ_ONLY, MINIMAL, can be set here. This library uses FF_FS_MINIMIZE and FF_FS_TINY and Read/Write (NOT read only)

The table below lists the glue layer files.

File	Description
diskio.c	Glue layer – implements the function used by file system to call the driver APIs
ff.h	File system header
diskio.h	Glue layer header

Selecting a File System with an SD Interface

To select a file system with an SD interface:

1. Click **File > New > Platform Project**.
2. Click **Specify** to create a new Hardware Platform Specification.
3. Provide a new name for the domain in the **Project name** field if you wish to override the default value.
4. Select the location for the board support project files. To use the default location, as displayed in the **Location** field, leave the **Use default location** check box selected. Otherwise, deselect the checkbox and then type or browse to the directory location.
5. From the **Hardware Platform** drop-down choose the appropriate platform for your application or click the **New** button to browse to an existing Hardware Platform.
6. Select the target CPU from the drop-down list.
7. From the **Board Support Package OS** list box, select the type of board support package to create. A description of the platform types displays in the box below the drop-down list.
8. Click **Finish**. The wizard creates a new software platform and displays it in the Vitis Navigator pane.
9. Select **Project > Build Automatically** to automatically build the board support package. The Board Support Package Settings dialog box opens. Here you can customize the settings for the domain.
10. Click **OK** to accept the settings, build the platform, and close the dialog box.
11. From the Explorer, double-click platform.spr file and select the appropriate domain/board support package. The overview page opens.
12. In the overview page, click **Modify BSP Settings**.
13. Using the Board Support Package Settings page, you can select the OS Version and which of the Supported Libraries are to be enabled in this domain/BSP.
14. Select the **xilffs** library from the list of **Supported Libraries**.
15. Expand the **Overview** tree and select **xilffs**. The configuration options for xilffs are listed.
16. Configure the xilffs by setting the `fs_interface = 1` to select the SD/eMMC. This is the default value. Ensure that the SD/eMMC interface is available, prior to selecting the `fs_interface = 1` option.
17. Build the bsp and the application to use the file system with SD/eMMC. SD or eMMC will be recognized by the low level driver.

Selecting a RAM based file system

To select a RAM based file system:

1. Click **File > New > Platform Project**.
2. Click **Specify** to create a new Hardware Platform Specification.
3. Provide a new name for the domain in the **Project name** field if you wish to override the default value.
4. Select the location for the board support project files. To use the default location, as displayed in the **Location** field, leave the **Use default location** check box selected. Otherwise, deselect the checkbox and then type or browse to the directory location.
5. From the **Hardware Platform** drop-down choose the appropriate platform for your application or click the **New** button to browse to an existing Hardware Platform.
6. Select the target CPU from the drop-down list.
7. From the **Board Support Package OS** list box, select the type of board support package to create. A description of the platform types displays in the box below the drop-down list.
8. Click **Finish**. The wizard creates a new software platform and displays it in the Vitis Navigator pane.
9. Select **Project > Build Automatically** to automatically build the board support package. The Board Support Package Settings dialog box opens. Here you can customize the settings for the domain.
10. Click **OK** to accept the settings, build the platform, and close the dialog box.
11. From the Explorer, double-click `platform.spr` file and select the appropriate domain/board support package. The overview page opens.
12. In the overview page, click **Modify BSP Settings**.
13. Using the Board Support Package Settings page, you can select the OS Version and which of the Supported Libraries are to be enabled in this domain/BSP.
14. Select the **xilffs** library from the list of **Supported Libraries**.
15. Expand the **Overview** tree and select `xilffs`. The configuration options for `xilffs` are listed.
16. Configure the `xilffs` by setting the `fs_interface = 2` to select RAM.
17. As this project is used by LWIP based application, select `lwip` library and configure according to your requirements. For more information, see the LwIP Library documentation.
18. Use any lwip application that requires a RAM based file system - TCP/UDP performance test apps or tftp or webserver examples.
19. Build the bsp and the application to use the RAM based file system.

Library Parameters in MSS File

XilFFS Library can be integrated with a system using the following code snippet in the Microprocessor Software Specification (MSS) file:

```
BEGIN LIBRARY
PARAMETER LIBRARY_NAME = xilffs
PARAMETER LIBRARY_VER = 4.2
PARAMETER fs_interface = 1
PARAMETER read_only = false
PARAMETER use_lfn = 0
PARAMETER enable_multi_partition = false
PARAMETER num_logical_vol = 2
PARAMETER use_mkfs = true
PARAMETER use_strfunc = 0
PARAMETER set_fs_rpath = 0
PARAMETER enable_exfat = false
PARAMETER word_access = true
PARAMETER use_chmod = false
END
```

The table below describes the libgen customization parameters.

Parameter	Default Value	Description
LIBRARY_NAME	xilffs	Specifies the library name.
LIBRARY_VER	4.2	Specifies the library version.
fs_interface	1 for SD/eMMC 2 for RAM	File system interface. SD/eMMC and RAM based file system are supported.
read_only	False	Enables the file system in Read Only mode, if true. Default is false. For Zynq® UltraScale+™ MPSoC devices, sets this option as true.

Parameter	Default Value	Description
use_lfn	0	Enables the Long File Name(LFN) support if non-zero. 0: Disabled (Default) 1: LFN with static working buffer 2 (on stack) or 3 (on heap): Dynamic working buffer
enable_multi_partitio	False	Enables the multi partition support, if true.
num_logical_vol	2	Number of volumes (logical drives, from 1 to 10) to be used.
use_mkfs	True	Enables the mkfs support, if true. For Zynq UltraScale+ MPSoC devices, set this option as false.
use_strfunc	0	Enables the string functions (valid values 0 to 2). Default is 0.
set_fs_rpath	0	Configures relative path feature (valid values 0 to 2). Default is 0.
ramfs_size	3145728	Ram FS size is applicable only when RAM based file system is selected.
ramfs_start_addr	0x10000000	RAM FS start address is applicable only when RAM based file system is selected.
enable_exfat	false	Enables support for exFAT file system. 0: Disable exFAT 1: Enable exFAT(Also Enables LFN)
word_access	True	Enables word access for misaligned memory access platform.
use_chmod	false	Enables use of CHMOD functionality for changing attributes (valid only with read_only set to false).



XiSecure Library v4.1

Overview

The XilSecure library provides APIs to access cryptographic accelerators on the Zynq® UltraScale+™ MPSoC devices. The library is designed to run on top of Xilinx standalone BSPs. It is tested for A53, R5 and MicroBlaze™. XilSecure is used during the secure boot process. The primary post-boot use case is to run this library on the PMU MicroBlaze with PMUFW to service requests from Uboot or Linux for cryptographic acceleration.

The XilSecure library includes:

- SHA-3/384 engine for 384 bit hash calculation.
- AES-GCM engine for symmetric key encryption and decryption using a 256-bit key.
- RSA engine for signature generation, signature verification, encryption and decryption. Key sizes supported include 2048, 3072, and 4096.



WARNING: SDK defaults to using a software stack in DDR and any variables used by XilSecure will be placed in DDR. For better security, change the linker settings to make sure the stack used by XilSecure is either in the OCM or the TCM.

Board Support Package Settings

XilSecure provides an user configuration under BSP settings to enable or disable secure environment, this bsp parameter is valid only when BSP is build for the PMU MicroBlaze for post boot use cases and XilSecure is been accessed using the IPI response calls to PMUFW from Linux or U-boot or baremetal applications. When the application environment is secure and trusted this variable should be set to TRUE.

Parameter	Description
secure_environment	Default = FALSE. Set the value to TRUE to allow usage of device key through the IPI response calls.

By default, PMUFW will not allow device key for any decryption operation requested through IPI response unless authentication is enabled. If the user space is secure and trusted PMUFW can be build by setting the secure_environment variable. Only then the PMUFW allows usage of the device key for encrypting or decrypting the data blobs, decryption of bitstream or image.

Source Files

The source files for the library can be found at:

https://github.com/Xilinx/embeddedsw/blob/master/lib/sw_services/xilsecure/

AES-GCM

Overview

This software uses AES-GCM hardened cryptographic accelerator to encrypt or decrypt the provided data and requires a key of size 256 bits and initialization vector(IV) of size 96 bits.

XilSecure library supports the following features:

- Encryption of data with provided key and IV
- Decryption of data with provided key and IV
- Authentication using a GCM tag.
- Key loading based on key selection, the key can be either the user provided key loaded into the KUP key or the device key used during boot.

For either encryption or decryption the AES-GCM engine should be initialized first using the `XSecure_AesInitiaze` function.

AES Encryption Function Usage

When all the data to be encrypted is available, the `XSecure_AesEncryptData()` can be used. When all the data is not available, use the following functions in the suggested order:

1. `XSecure_AesEncryptInit()`
2. `XSecure_AesEncryptUpdate()` - This function can be called multiple times till input data is completed.

AES Decryption Function Usage

When all the data to be decrypted is available, the `XSecure_AesDecryptData()` can be used. When all the data is not available, use the following functions in the suggested order:

1. `XSecure_AesDecryptInit()`
2. `XSecure_AesDecryptUpdate()` - This function can be called multiple times till input data is completed.

During decryption, the passed in GCM tag will be compared to the GCM tag calculated by the engine. The two tags are then compared in the software and returned to the user as to whether or not the tags matched.



WARNING: when using the KUP key for encryption/decryption of the data, where the key is stored should be carefully considered. Key should be placed in an internal memory region that has access controls. Not doing so may result in security vulnerability.

Modules

- [AES-GCM Error Codes](#)
- [AES-GCM API Example Usage](#)
- [AES-GCM Usage to decrypt Boot Image](#)

Macros

- #define [XSecure_AesWaitForDone](#)(InstancePtr)

Macro Definition Documentation

#define XSecure_AesWaitForDone(InstancePtr)

Value:

```
Xil_WaitForEvent((InstancePtr)->BaseAddress + XSECURE_CSU_AES_STS_OFFSET, \
                 XSECURE_CSU_AES_STS_AES_BUSY, \
                 0U, \
                 XSECURE_AES_TIMEOUT_MAX)
```

This macro waits for AES engine completes configured operation.

Parameters

<i>InstancePtr</i>	Pointer to the XSecure_Aes instance.
--------------------	--------------------------------------

Returns

XST_SUCCESS if the AES engine completes configured operation. XST_FAILURE if a timeout has occurred.

Function Documentation

s32 XSecure_AesInitialize (XSecure_Aes * InstancePtr, XCsuDma * CsuDmaPtr, u32 KeySel, u32 * IvPtr, u32 * KeyPtr)

This function initializes the instance pointer.

Parameters

<i>InstancePtr</i>	Pointer to the XSecure_Aes instance.
<i>CsuDmaPtr</i>	Pointer to the XCsuDma instance.
<i>KeySel</i>	Key source for decryption, can be KUP/device key <ul style="list-style-type: none"> • XSECURE_CSU_AES_KEY_SRC_KUP :For KUP key • XSECURE_CSU_AES_KEY_SRC_DEV :For Device Key
<i>Iv</i>	Pointer to the Initialization Vector for decryption
<i>Key</i>	Pointer to Aes key in case KUP key is used. Pass Null if the device key is to be used.

Returns

XST_SUCCESS if initialization was successful.

Note

All the inputs are accepted in little endian format but the AES engine accepts the data in big endian format, The decryption and encryption functions in xsecure_aes handle the little endian to big endian conversion using few API's, Xil_Htonl (provided by Xilinx xil_io library) and XSecure_AesCsuDmaConfigureEndiannes for handling data endianness conversions. If higher performance is needed, users can strictly use data in big endian format and modify the xsecure_aes functions to remove the use of the Xil_Htonl and XSecure_AesCsuDmaConfigureEndiannes functions as required.

u32 XSecure_AesDecryptInit (XSecure_Aes * InstancePtr, u8 * DecData, u32 Size, u8 * GcmTagAddr)

This function initializes the AES engine for decryption and is required to be called before calling XSecure_AesDecryptUpdate.

Parameters

<i>InstancePtr</i>	Pointer to the XSecure_Aes instance.
<i>DecData</i>	Pointer in which decrypted data will be stored.
<i>Size</i>	Expected size of the data in bytes.
<i>GcmTagAddr</i>	Pointer to the GCM tag which needs to be verified during decryption of the data.

Returns

None

Note

If all of the data to be decrypted is available, the XSecure_AesDecryptData function can be used instead.

s32 XSecure_AesDecryptUpdate (XSecure_Aes * InstancePtr, u8 * EncData, u32 Size)

This function decrypts the encrypted data passed in and updates the GCM tag from any previous calls. The size from XSecure_AesDecryptInit is decremented from the size passed into this function to determine when the GCM tag passed to XSecure_AesDecryptInit needs to be compared to the GCM tag calculated in the AES engine.

Parameters

<i>InstancePtr</i>	Pointer to the XSecure_Aes instance.
<i>EncData</i>	Pointer to the encrypted data which needs to be decrypted.
<i>Size</i>	Expected size of data to be decrypted in bytes.

Returns

Final call of this API returns the status of GCM tag matching.

- XSECURE_CSU_AES_GCM_TAG_MISMATCH: If GCM tag is mismatched
- XSECURE_CSU_AES_ZEROIZATION_ERROR: If GCM tag is mismatched, zeroize the decrypted data and send the status of zeroization.
- XST_SUCCESS: If GCM tag is matching.

Note

When Size of the data equals to size of the remaining data that data will be treated as final data. This API can be called multiple times but sum of all Sizes should be equal to Size mention in init. Return of the final call of this API tells whether GCM tag is matching or not.

s32 XSecure_AesDecryptData (XSecure_Aes * InstancePtr, u8 * DecData, u8 * EncData, u32 Size, u8 * GcmTagAddr)

This function decrypts the encrypted data provided and updates the DecData buffer with decrypted data.

Parameters

<i>InstancePtr</i>	Pointer to the XSecure_Aes instance.
<i>DecData</i>	Pointer to a buffer in which decrypted data will be stored.
<i>EncData</i>	Pointer to the encrypted data which needs to be decrypted.
<i>Size</i>	Size of data to be decrypted in bytes.

Returns

This API returns the status of GCM tag matching.

- XSECURE_CSU_AES_GCM_TAG_MISMATCH: If GCM tag was mismatched
- XST_SUCCESS: If GCM tag was matched.

Note

When using this function to decrypt data that was encrypted with XSecure_AesEncryptData, the GCM tag will be stored as the last sixteen (16) bytes of data in XSecure_AesEncryptData's Dst (destination) buffer and should be used as the GcmTagAddr's pointer.

s32 XSecure_AesDecrypt (XSecure_Aes * InstancePtr, u8 * Dst, const u8 * Src, u32 Length)

This function will handle the AES-GCM Decryption.

Parameters

<i>InstancePtr</i>	Pointer to the XSecure_Aes instance.
<i>Src</i>	Pointer to encrypted data source location
<i>Dst</i>	Pointer to location where decrypted data will be written.
<i>Length</i>	Expected total length of decrypted image expected.

Returns

returns XST_SUCCESS if successful, or the relevant errorcode.

Note

This function is used for decrypting the Image's partition encrypted by Bootgen

u32 XSecure_AesEncryptInit (XSecure_Aes * InstancePtr, u8 * EncData, u32 Size)

This function is used to initialize the AES engine for encryption.

Parameters

<i>InstancePtr</i>	Pointer to the XSecure_Aes instance.
<i>EncData</i>	Pointer of a buffer in which encrypted data along with GCM TAG will be stored. Buffer size should be Size of data plus 16 bytes.
<i>Size</i>	A 32 bit variable, which holds the size of the input data to be encrypted.

Returns

None

Note

If all of the data to be encrypted is available, the XSecure_AesEncryptData function can be used instead.

u32 XSecure_AesEncryptUpdate (XSecure_Aes * InstancePtr, const u8 * Data, u32 Size)

This function encrypts the clear-text data passed in and updates the GCM tag from any previous calls. The size from XSecure_AesEncryptInit is decremented from the size passed into this function to determine when the final CSU DMA transfer of data to the AES-GCM cryptographic core.

Parameters

<i>InstancePtr</i>	Pointer to the XSecure_Aes instance.
<i>Data</i>	Pointer to the data for which encryption should be performed.
<i>Size</i>	A 32 bit variable, which holds the size of the input data in bytes.

Returns

None

Note

If all of the data to be encrypted is available, the XSecure_AesEncryptData function can be used instead.

u32 XSecure_AesEncryptData (XSecure_Aes * InstancePtr, u8 * Dst, const u8 * Src, u32 Len)

This function encrypts Len (length) number of bytes of the passed in Src (source) buffer and stores the encrypted data along with its associated 16 byte tag in the Dst (destination) buffer.

Parameters

<i>InstancePtr</i>	A pointer to the XSecure_Aes instance.
<i>Dst</i>	A pointer to a buffer where encrypted data along with GCM tag will be stored. The Size of buffer provided should be Size of the data plus 16 bytes
<i>Src</i>	A pointer to input data for encryption.
<i>Len</i>	Size of input data in bytes

Returns

None

Note

If data to be encrypted is not available in one buffer one can call `XSecure_AesEncryptInit()` and update the AES engine with data to be encrypted by calling `XSecure_AesEncryptUpdate()` API multiple times as required.

void XSecure_AesReset (XSecure_Aes * InstancePtr)

This function sets and then clears the AES-GCM's reset line.

Parameters

<i>InstancePtr</i>	is a pointer to the XSecure_Aes instance.
--------------------	---

Returns

None

AES-GCM Error Codes

The table below lists the AES-GCM error codes.

Error Code	Error Value	Description
XSECURE_CSU_AES_GCM_TAG_MISMATCH	0x1	User provided GCM tag does not match with GCM calculated on data
XSECURE_CSU_AES_IMAGE_LEN_MISMATCH	0x2	When there is a Image length mismatch
XSECURE_CSU_AES_DEVICE_COPY_ERROR	0x3	When there is device copy error.
XSECURE_CSU_AES_ZEROIZATION_ERROR	0x4	When there is an error with Zeroization. Note In case of any error during Aes decryption, we perform zeroization of the decrypted data.
XSECURE_CSU_AES_KEY_CLEAR_ERROR	0x20	Error when clearing key storage registers after Aes operation.

AES-GCM API Example Usage

The following example illustrates the usage of AES encryption and decryption APIs.

```
static s32 SecureAesExample(void)
{
    XCsuDma_Config *Config;
    s32 Status;
    u32 Index;
    XCsuDma_CsuDmaInstance;
    XSecure_Aes Secure_Aes;

    /* Initialize CSU DMA driver */
    Config = XCsuDma_LookupConfig(XSECURE_CSUDMA_DEVICEID);
    if (NULL == Config) {
        return XST_FAILURE;
    }

    Status = XCsuDma_CfgInitialize(&CsuDmaInstance, Config,
        Config->BaseAddress);
    if (Status != XST_SUCCESS) {
        return XST_FAILURE;
    }

    /* Initialize the Aes driver so that it's ready to use */
    XSecure_AesInitialize(&Secure_Aes, &CsuDmaInstance,
        XSECURE_CSU_AES_KEY_SRC_KUP,
        (u32 *)Iv, (u32 *)Key);

    xil_printf("Data to be encrypted: \n\r");
    for (Index = 0; Index < XSECURE_DATA_SIZE; Index++) {
        xil_printf("%02x", Data[Index]);
    }
    xil_printf( "\r\n\n");

    /* Encryption of Data */
    /*
     * If all the data to be encrypted is contiguous one can call
     * XSecure_AesEncryptData API directly.
     */
    XSecure_AesEncryptInit(&Secure_Aes, EncData, XSECURE_DATA_SIZE);
    XSecure_AesEncryptUpdate(&Secure_Aes, Data, XSECURE_DATA_SIZE);

    xil_printf("Encrypted data: \n\r");
    for (Index = 0; Index < XSECURE_DATA_SIZE; Index++) {
        xil_printf("%02x", EncData[Index]);
    }
    xil_printf( "\r\n");

    xil_printf("GCM tag: \n\r");
    for (Index = 0; Index < XSECURE_SECURE_GCM_TAG_SIZE; Index++) {
        xil_printf("%02x", EncData[XSECURE_DATA_SIZE + Index]);
    }
    xil_printf( "\r\n\n");

    /* Decrypt's the encrypted data */
    /*
     * If data to be decrypted is contiguous one can also call
     * single API XSecure_AesDecryptData
     */
    XSecure_AesDecryptInit(&Secure_Aes, DecData, XSECURE_DATA_SIZE,
        EncData + XSECURE_DATA_SIZE);
    /* Only the last update will return the GCM TAG matching status */
    Status = XSecure_AesDecryptUpdate(&Secure_Aes, EncData,
        XSECURE_DATA_SIZE);
    if (Status != XST_SUCCESS) {
        xil_printf("Decryption failure- GCM tag was not matched\n\r");
    }
}
```

```

    return Status;
}

xil_printf("Decrypted data\n\r");
for (Index = 0; Index < XSECURE_DATA_SIZE; Index++) {
    xil_printf("%02x", DecData[Index]);
}
xil_printf( "\r\n");

/* Comparison of Decrypted Data with original data */
for(Index = 0; Index < XSECURE_DATA_SIZE; Index++) {
    if (Data[Index] != DecData[Index]) {
        xil_printf("Failure during comparison of the data\n\r");
        return XST_FAILURE;
    }
}

return XST_SUCCESS;
}

```

Note

Relevant examples are available in the <library-install-path>\examples folder. Where <library-install-path> is the XilSecure library installation path.

AES-GCM Usage to decrypt Boot Image

The Multiple key(Key Rolling) or Single key encrypted images will have the same format. The images include:

- Secure header - This includes the dummy AES key of 32byte + Block 0 IV of 12byte + DLC for Block 0 of 4byte + GCM tag of 16byte(Un-Enc).
- Block N - This includes the boot image data for the block N of n size + Block N+1 AES key of 32byte + Block N+1 IV of 12byte + GCM tag for Block N of 16byte(Un-Enc).

The Secure header and Block 0 will be decrypted using the device key or user provided key. If more than one block is found then the key and the IV obtained from previous block will be used for decryption.

Following are the instructions to decrypt an image:

1. Read the first 64 bytes and decrypt 48 bytes using the selected Device key.
2. Decrypt Block 0 using the IV + Size and the selected Device key.
3. After decryption, you will get the decrypted data+KEY+IV+Block Size. Store the KEY/IV into KUP/IV registers.
4. Using Block size, IV and the next Block key information, start decrypting the next block.
5. If the current image size is greater than the total image length, perform the next step. Else, go back to the previous step.
6. If there are failures, an error code is returned. Else, the decryption is successful.

RSA

Overview

The `xsecure_rsa.h` file contains hardware interface related information for the RSA hardware accelerator. This hardened cryptographic accelerator, within the CSU, performs the modulus math based on the Rivest-Shamir-Adelman (RSA) algorithm. It is an asymmetric algorithm.

Initialization & Configuration

The RSA driver instance can be initialized by using the `XSecure_RsaInitialize()` function. The method used for RSA implementation can take a pre-calculated value of $R^2 \bmod N$. If you do not have the pre-calculated exponential value pass NULL, the controller will take care of the exponential value.

Note

- From the RSA key modulus, the exponent should be extracted.
- For verification, PKCS v1.5 padding scheme has to be applied for comparing the data hash with decrypted hash.

Modules

- [RSA API Example Usage](#)

Function Documentation

s32 XSecure_RsaInitialize (XSecure_Rsa * InstancePtr, u8 * Mod, u8 * ModExt, u8 * ModExpo)

This function initializes a `XSecure_Rsa` structure with the default values required for operating the RSA cryptographic engine.

Parameters

<i>InstancePtr</i>	Pointer to the XSecure_Rsa instance.
<i>Mod</i>	A character Pointer which contains the key Modulus of key size.
<i>ModExt</i>	A Pointer to the pre-calculated exponential ($R^2 \text{ Mod } N$) value. <ul style="list-style-type: none"> • NULL - if user doesn't have pre-calculated $R^2 \text{ Mod } N$ value, control will take care of this calculation internally.
<i>ModExpo</i>	Pointer to the buffer which contains key exponent.

Returns

XST_SUCCESS if initialization was successful.

Note

Modulus, ModExt and ModExpo are part of prtion signature when authenticated boot image is generated by bootgen, else the all of them should be extracted from the key.

u32 XSecure_RsaSignVerification (u8 * *Signature*, u8 * *Hash*, u32 *HashLen*)

This function verifies the RSA decrypted data provided is either matching with the provided expected hash by taking care of PKCS padding.

Parameters

<i>Signature</i>	Pointer to the buffer which holds the decrypted RSA signature
<i>Hash</i>	Pointer to the buffer which has the hash calculated on the data to be authenticated.
<i>HashLen</i>	Length of Hash used. <ul style="list-style-type: none"> • For SHA3 it should be 48 bytes • For SHA2 it should be 32 bytes

Returns

XST_SUCCESS if decryption was successful. XST_FAILURE in case of mismatch.

s32 XSecure_RsaPublicEncrypt (XSecure_Rsa * *InstancePtr*, u8 * *Input*, u32 *Size*, u8 * *Result*)

This function handles the RSA encryption with the public key components provided when initializing the RSA cryptographic core with the XSecure_RsaInitialize function.

Parameters

<i>InstancePtr</i>	Pointer to the XSecure_Rsa instance.
<i>Input</i>	Pointer to the buffer which contains the input data to be encrypted.
<i>Size</i>	Key size in bytes, Input size also should be same as Key size mentioned. Inputs supported are <ul style="list-style-type: none"> • XSECURE_RSA_4096_KEY_SIZE • XSECURE_RSA_2048_KEY_SIZE • XSECURE_RSA_3072_KEY_SIZE
<i>Result</i>	Pointer to the buffer where resultant decrypted data to be stored .

Returns

XST_SUCCESS if encryption was successful.

Note

The Size passed here needs to match the key size used in the XSecure_RsaInitialize function.

s32 XSecure_RsaPrivateDecrypt (XSecure_Rsa * InstancePtr, u8 * Input, u32 Size, u8 * Result)

This function handles the RSA decryption with the private key components provided when initializing the RSA cryptographic core with the XSecure_RsaInitialize function.

Parameters

<i>InstancePtr</i>	Pointer to the XSecure_Rsa instance.
<i>Input</i>	Pointer to the buffer which contains the input data to be decrypted.
<i>Size</i>	Key size in bytes, Input size also should be same as Key size mentioned. Inputs supported are <ul style="list-style-type: none"> • XSECURE_RSA_4096_KEY_SIZE, • XSECURE_RSA_2048_KEY_SIZE • XSECURE_RSA_3072_KEY_SIZE
<i>Result</i>	Pointer to the buffer where resultant decrypted data to be stored .

Returns

XST_SUCCESS if decryption was successful.

XSECURE_RSA_DATA_VALUE_ERROR - if input data is greater than modulus. XST_FAILURE - on RSA operation failure.

Note

The Size passed in needs to match the key size used in the XSecure_RsaInitialize function..

RSA API Example Usage

The following example illustrates the usage of the RSA library to encrypt data using the public key and to decrypt the data using private key.

Note

Application should take care of the padding.

```

u32 SecureRsaExample(void)
{
    u32 Index;

    /* RSA signature decrypt with private key */
    /*
     * Initialize the Rsa driver with private key components
     * so that it's ready to use
     */
    XSecure_RsaInitialize(&Secure_Rsa, Modulus, NULL, PrivateExp);

    if(XST_SUCCESS != XSecure_RsaPrivateDecrypt(&Secure_Rsa, Data,
        Size, Signature)) {
        xil_printf("Failed at RSA signature decryption\n\r");
        return XST_FAILURE;
    }

    xil_printf("\r\n Decrypted Signature with private key\r\n ");

    for(Index = 0; Index < Size; Index++) {
        xil_printf(" %02x ", Signature[Index]);
    }
    xil_printf(" \r\n ");

    /* Verification if Data is expected */
    for(Index = 0; Index < Size; Index++) {
        if (Signature[Index] != ExpectedSign[Index]) {
            xil_printf("\r\nError at verification of RSA signature"
                " Decryption\n\r");
            return XST_FAILURE;
        }
    }
}

/* RSA signature encrypt with Public key components */

/*
 * Initialize the Rsa driver with public key components
 * so that it's ready to use
 */

XSecure_RsaInitialize(&Secure_Rsa, Modulus, NULL, (u8 *)&PublicExp);

if(XST_SUCCESS != XSecure_RsaPublicEncrypt(&Secure_Rsa, Signature,

```

```

        Size, EncryptSignatureOut)) {
    xil_printf("\r\nFailed at RSA signature encryption\r\n");
    return XST_FAILURE;
}
xil_printf("\r\n Encrypted Signature with public key\r\n ");

for(Index = 0; Index < Size; Index++) {
    xil_printf(" %02x ", EncryptSignatureOut[Index]);
}

/* Verification if Data is expected */
for(Index = 0; Index < Size; Index++) {
    if (EncryptSignatureOut[Index] != Data[Index]) {
        xil_printf("\r\nError at verification of RSA signature"
            " encryption\r\n");
        return XST_FAILURE;
    }
}

return XST_SUCCESS;
}

```

Note

Relevant examples are available in the <library-install-path>\examples folder. Where <library-install-path> is the XilSecure library installation path.

SHA-3

Overview

This block uses the NIST-approved SHA-3 algorithm to generate a 384-bit hash on the input data. Because the SHA-3 hardware only accepts 104 byte blocks as the minimum input size, the input data will be padded with user selectable Keccak or NIST SHA-3 padding and is handled internally in the SHA-3 library.

Initialization & Configuration

The SHA-3 driver instance can be initialized using the [XSecure_Sha3Initialize\(\)](#) function. A pointer to CsuDma instance has to be passed during initialization as the CSU DMA will be used for data transfers to the SHA module.

SHA-3 Function Usage

When all the data is available on which the SHA3 hash must be calculated, the [XSecure_Sha3Digest\(\)](#) can be used with the appropriate parameters as described. When all the data is not available, use the SHA3 functions in the following order:

1. [XSecure_Sha3Start\(\)](#)
2. [XSecure_Sha3Update\(\)](#) - This function can be called multiple times until all input data has been passed to the SHA-3 cryptographic core.
3. [XSecure_Sha3Finish\(\)](#) - Provides the final hash of the data. To get intermediate hash values after each [XSecure_Sha3Update\(\)](#), you can call [XSecure_Sha3_ReadHash\(\)](#) after the [XSecure_Sha3Update\(\)](#) call.

Modules

- [SHA-3 API Example Usage](#)

Macros

- #define [XSecure_Sha3WaitForDone](#)(InstancePtr)

Macro Definition Documentation

#define XSecure_Sha3WaitForDone(*InstancePtr*)

Value:

```
Xil_WaitForEvent((InstancePtr)->BaseAddress + XSECURE_CSU_SHA3_DONE_OFFSET,\
                XSECURE_CSU_SHA3_DONE_DONE, \
                XSECURE_CSU_SHA3_DONE_DONE, \
                XSECURE_SHA_TIMEOUT_MAX)
```

This macro waits till SHA3 completes its operation.

Parameters

<i>InstancePtr</i>	Pointer to the XSecure_Sha3 instance.
--------------------	---------------------------------------

Returns

XST_SUCCESS if the SHA3 completes its operation. XST_FAILURE if a timeout has occurred.

Function Documentation

s32 XSecure_Sha3Initialize (XSecure_Sha3 * *InstancePtr*, XCsuDma * *CsuDmaPtr*)

This function initializes a XSecure_Sha3 structure with the default values required for operating the SHA3 cryptographic engine.

Parameters

<i>InstancePtr</i>	Pointer to the XSecure_Sha3 instance.
<i>CsuDmaPtr</i>	Pointer to the XCsuDma instance.

Returns

XST_SUCCESS if initialization was successful

Note

The base address is initialized directly with value from xsecure_hw.h The default is NIST SHA3 padding, to change to KECCAK padding call [XSecure_Sha3PadSelection\(\)](#) after [XSecure_Sha3Initialize\(\)](#).

void XSecure_Sha3Start (XSecure_Sha3 * *InstancePtr*)

This function configures Secure Stream Switch and starts the SHA-3 engine.

Parameters

<i>InstancePtr</i>	Pointer to the XSecure_Sha3 instance.
--------------------	---------------------------------------

Returns

None

u32 XSecure_Sha3Update (XSecure_Sha3 * InstancePtr, const u8 * Data, const u32 Size)

This function updates the SHA3 engine with the input data.

Parameters

<i>InstancePtr</i>	Pointer to the XSecure_Sha3 instance.
<i>Data</i>	Pointer to the input data for hashing.
<i>Size</i>	Size of the input data in bytes.

Returns

XST_SUCCESS if the update is successful XST_FAILURE if there is a failure in SSS config

u32 XSecure_Sha3Finish (XSecure_Sha3 * InstancePtr, u8 * Hash)

This function updates SHA3 engine with final data which includes SHA3 padding and reads final hash on complete data.

Parameters

<i>InstancePtr</i>	Pointer to the XSecure_Sha3 instance.
<i>Hash</i>	Pointer to location where resulting hash will be written

Returns

XST_SUCCESS if finished without any errors XST_FAILURE if Sha3PadType is other than KECCAK or NIST

u32 XSecure_Sha3Digest (XSecure_Sha3 * InstancePtr, const u8 * In, const u32 Size, u8 * Out)

This function calculates the SHA-3 digest on the given input data.

Parameters

<i>InstancePtr</i>	Pointer to the XSecure_Sha3 instance.
<i>In</i>	Pointer to the input data for hashing
<i>Size</i>	Size of the input data
<i>Out</i>	Pointer to location where resulting hash will be written.

Returns

XST_SUCCESS if digest calculation done successfully XST_FAILURE if any error from Sha3Update or Sha3Finish.

void XSecure_Sha3_ReadHash (XSecure_Sha3 * InstancePtr, u8 * Hash)

This function reads the SHA3 hash of the data and it can be called between calls to XSecure_Sha3Update.

Parameters

<i>InstancePtr</i>	Pointer to the XSecure_Sha3 instance.
<i>Hash</i>	Pointer to a buffer in which read hash will be stored.

Returns

None

s32 XSecure_Sha3PadSelection (XSecure_Sha3 * InstancePtr, XSecure_Sha3PadType Sha3PadType)

This function provides an option to select the SHA-3 padding type to be used while calculating the hash.

Parameters

<i>InstancePtr</i>	Pointer to the XSecure_Sha3 instance.
<i>Sha3Type</i>	Type of SHA3 padding to be used. <ul style="list-style-type: none"> • For NIST SHA-3 padding - XSECURE_CSU_NIST_SHA3 • For KECCAK SHA-3 padding - XSECURE_CSU_KECCAK_SHA3

Returns

XST_SUCCESS if pad selection is successful. XST_FAILURE if pad selection is failed.

Note

The default provides support for NIST SHA-3. If a user wants to change the padding to Keccak SHA-3, this function should be called after [XSecure_Sha3Initialize\(\)](#)

s32 XSecure_Sha3LastUpdate (XSecure_Sha3 * InstancePtr)

This function is to notify this is the last update of data where sha padding is also been included along with the data in the next update call.

Parameters

<i>InstancePtr</i>	Pointer to the XSecure_Sha3 instance.
--------------------	---------------------------------------

Returns

XST_SUCCESS if last update can be accepted

SHA-3 API Example Usage

The `xilsecure_sha_example.c` file is a simple example application that demonstrates the usage of SHA-3 accelerator to calculate a 384-bit hash on the Hello World string. A typical use case for the SHA3 accelerator is for calculation of the boot image hash as part of the authentication operation. This is illustrated in the `xilsecure_rsa_example.c`.

The contents of the `xilsecure_sha_example.c` file are shown below:

```
int SecureHelloWorldExample()
{
    u8 HelloWorld[4] = {'h','e','l','l'};
    u32 Size = sizeof(HelloWorld);
    u8 Out[384/8];
    XCsuDma_Config *Config;

    int Status;

    Config = XCsuDma_LookupConfig(0);
    if (NULL == Config) {
        xil_printf("config failed\n\r");
        return XST_FAILURE;
    }

    Status = XCsuDma_CfgInitialize(&CsuDma, Config, Config->BaseAddress);
    if (Status != XST_SUCCESS) {
        return XST_FAILURE;
    }

    /*
     * Initialize the SHA-3 driver so that it's ready to use
     */
    XSecure_Sha3Initialize(&Secure_Sha3, &CsuDma);

    XSecure_Sha3Digest(&Secure_Sha3, HelloWorld, Size, Out);

    xil_printf(" Calculated Digest \r\n ");
    int i= 0;
    for(i=0; i< (384/8); i++)
```

```
{
    xil_printf(" %0x ", Out[i]);
}
xil_printf(" \r\n ");

return XST_SUCCESS;
}
```

Note

The `xilsecure_sha_example.c` and `xilsecure_rsa_example.c` example files are available in the `<library-install-path>\examples` folder. Where `<library-install-path>` is the XilSecure library installation path.

XilSecure Utilities

Overview

The `xsecure_utils.h` file contains common functions used among the XilSecure library like holding hardware crypto engines in Reset or bringing them out of reset, and secure stream switch configuration for AES and SHA3.

Function Documentation

void XSecure_SetReset (u32 *BaseAddress*, u32 *Offset*)

This function places the hardware core into the reset.

Parameters

<i>BaseAddress</i>	Base address of the core.
<i>BaseAddress</i>	Offset of the reset register.

Returns

None

void XSecure_ReleaseReset (u32 *BaseAddress*, u32 *Offset*)

This function takes the hardware core out of reset.

Parameters

<i>BaseAddress</i>	Base address of the core.
<i>BaseAddress</i>	Offset of the reset register.

Returns

None

void XSecure_SssInitialize (XSecure_Sss * InstancePtr)

This function initializes the secure stream switch instance.

Parameters

<i>InstancePtr</i>	Instance pointer to the XSecure_Sss.
--------------------	--------------------------------------

u32 XSecure_SssAes (XSecure_Sss * InstancePtr, XSecure_SssSrc InputSrc, XSecure_SssSrc OutputSrc)

This function configures the secure stream switch for AES engine.

Parameters

<i>InstancePtr</i>	Instance pointer to the XSecure_Sss
<i>InputSrc</i>	Input DMA to be selected for AES engine.
<i>OutputSrc</i>	Output DMA to be selected for AES engine.

Returns

- XST_SUCCESS - on successful configuration of the switch

Note

InputSrc, OutputSrc are of type XSecure_SssSrc.

u32 XSecure_SssSha (XSecure_Sss * InstancePtr, u16 Dmald)

This function configures the secure stream switch for SHA hardware engine.

Parameters

<i>InstancePtr</i>	Instance pointer to the XSecure_Sss
<i>Dmald</i>	Device ID of DMA which is to be used as an input to the SHA engine.

Returns

- XST_SUCCESS - on successful configuration of the switch.

u32 XSecure_SssDmaLoopBack (XSecure_Sss * InstancePtr, u16 Dmald)

This function configures secure stream switch to set DMA in loop back mode.

Parameters

<i>InstancePtr</i>	Instance pointer to the XSecure_Sss
<i>Dmald</i>	Device ID of DMA.

Returns

- XST_SUCCESS - on successful configuration of the switch.



XiSKey Library v6.8

Overview

The XiISKey library provides APIs for programming and reading eFUSE bits and for programming the battery-backed RAM (BBRAM) of Zynq®-7000 SoC, UltraScale™, UltraScale+™ and the Zynq UltraScale+ MPSoC devices.

- In Zynq-7000 devices:
 - PS eFUSE holds the RSA primary key hash bits and user feature bits, which can enable or disable some Zynq-7000 processor features.
 - PL eFUSE holds the AES key, the user key and some of the feature bits.
 - PL BBRAM holds the AES key.
- In Kintex/Virtex UltraScale or UltraScale+:
 - PL eFUSE holds the AES key, 32 bit and 128 bit user key, RSA hash and some of the feature bits.
 - PL BBRAM holds AES key with or without DPA protection enable or obfuscated key programming.
- In Zynq UltraScale+ MPSoC:
 - PUF registration and Regeneration.
 - PS eFUSE holds:
 - Programming AES key and can perform CRC verification of AES key
 - Programming/Reading User fuses
 - Programming/Reading PPK0/PPK1 sha3 hash
 - Programming/Reading SPKID
 - Programming/Reading secure control bits
 - PS BBRAM holds the AES key.
 - PL eFUSE holds the AES key, 32 bit and 128 bit user key, RSA hash and some of the feature bits.
 - PL BBRAM holds AES key with or without DPA protection enable or obfuscated key programming.

BOARD Support Package Settings

There are few configurable parameters available under bsp settings, which can be configured during compilation of board support package.



Configurations For Adding New device

The below configurations helps in adding new device information not supported by default. Currently, MicroBlaze™, Zynq UltraScale™ and Zynq UltraScale+™ MPSoC devices are supported.

Parameter Name	Description
device_id	Mention the device ID
device_irlen	Mention IR length of the device. Default is 0
device_numslr	Mention number of SLRs available. Range of values can be 1 to 4. Default is 1. If no slaves are present and only one master SLR is available then only 1 number of SLR is available.
device_series	Select the device series. Default is FPGA_SERIES_ZYNQ. The following device series are supported: XSK_FPGA_SERIES_ZYNQ - Select if the device belongs to the Zynq®-7000 family. XSK_FPGA_SERIES_ULTRA - Select if the device belongs to the Zynq UltraScale family. XSK_FPGA_SERIES_ULTRA_PLUS - Select if the device belongs to Zynq UltraScale MPSoC family.
device_masterslr	Mention the master SLR number. Default is 0.

Configurations For Zynq UltraScale+ MPSoC devices

Parameter Name	Description
override_sysmon_cfg	Default = TRUE, library configures sysmon before accessing efuse memory. If you are using the Sysmon library and XilSkey library together, XilSkey overwrites the user defined sysmon configuration by default. When override_sysmon_cfg is set to false, XilSkey expects you to configure the sysmon to read the 3 ADC channels - Supply 1 (VPINT), Supply 3 (VPAUX) and LPD Temperature. XilSkey validates the user defined sysmon configuration is correct before performing the eFuse operations.

Note

On Ultrascale and Ultrascale plus devices there can be multiple or single SLRs and among which one can be master and the others are slaves, where SLR 0 is not always the master SLR. Based on master and slave SLR order SLRs in this library are referred with config order index. Master SLR is mentioned with CONFIG ORDER 0, then follows the slaves config order, CONFIG ORDER 1,2 and 3 are for slaves in order. Due to the added support for the SSIT devices, it is recommended to use the updated library with updated examples only for the UltraScale and the UltraScale+ devices.

Hardware Setup

This section describes the hardware setup required for programming PL BBRAM or PL eFUSE.

Hardware setup for Zynq PL

This chapter describes the hardware setup required for programming BBRAM or eFUSE of Zynq PL devices. PL eFUSE or PL BBRAM is accessed through PS via MIO pins which are used for communication PL eFUSE or PL BBRAM through JTAG signals, these can be changed depending on the hardware setup.

A hardware setup which dedicates four MIO pins for JTAG signals should be used and the MIO pins should be mentioned in application header file (xilskey_input.h). There should be a method to download this example and have the MIO pins connected to JTAG before running this application. You can change the listed pins at your discretion.

MUX Usage Requirements

To write the PL eFUSE or PL BBRAM using a driver you must:

- Use four MIO lines (TCK,TMS,TDO,TDI)
- Connect the MIO lines to a JTAG port

If you want to switch between the external JTAG and JTAG operation driven by the MIOs, you must:

- Include a MUX between the external JTAG and the JTAG operation driven by the MIOs
- Assign a MUX selection PIN

To rephrase, to select JTAG for PL EFUSE or PL BBRAM writing, you must define the following:

- The MIOs used for JTAG operations (TCK,TMS,TDI,TDO).
- The MIO used for the MUX Select Line.
- The Value on the MUX Select line, to select JTAG for PL eFUSE or PL BBRAM writing.

The following graphic illustrates the correct MUX usage.




Figure 23.1: MUX Usage

Note

If you use the Vivado® Device Programmer tool to burn PL eFUSEs, there is no need for MUX circuitry or MIO pins.

Hardware setup for UltraScale or UltraScale+

This chapter describes the hardware setup required for programming BBRAM or eFUSE of UltraScale devices. Accessing UltraScale MicroBlaze eFuse is done by using block RAM initialization. UltraScale eFUSE programming is done through MASTER JTAG. Crucial Programming sequence will be taken care by Hardware module. It is mandatory to add Hardware module in the design. Use hardware module's vhd code and instructions provided to add Hardware module in the design.

- You need to add the Master JTAG primitive to design, that is, the MASTER_JTAG_inst instantiation has to be performed and AXI GPIO pins have to be connected to TDO, TDI, TMS and TCK signals of the MASTER_JTAG primitive.
- For programming eFUSE, along with master JTAG, hardware module(HWM) has to be added in design and it's signals XSK_EFUSEPL_AXI_GPIO_HWM_READY , XSK_EFUSEPL_AXI_GPIO_HWM_END and XSK_EFUSEPL_AXI_GPIO_HWM_START, needs to be connected to AXI GPIO pins to communicate with HWM. Hardware module is not mandatory for programming BBRAM. If your design has a HWM, it is not harmful for accessing BBRAM.

- All inputs (Master JTAG's TDO and HWM's HWM_READY, HWM_END) and all outputs (Master JTAG TDI, TMS, TCK and HWM's HWM_START) can be connected in one channel (or) inputs in one channel and outputs in other channel.
- Some of the outputs of GPIO in one channel and some others in different channels are not supported.
- The design should contain AXI BRAM control memory mapped (1MB).

Note

MASTER_JTAG will disable all other JTAGs.

For providing inputs of MASTER JTAG signals and HWM signals connected to the GPIO pins and GPIO channels, refer GPIO Pins Used for PL Master JTAG Signal and GPIO Channels sections of the UltraScale User-Configurable PL eFUSE Parameters and UltraScale User-Configurable PL BBRAM Parameters.

The procedure for programming BBRAM of eFUSE of UltraScale or UltraScale+ can be referred at UltraScale BBRAM Access Procedure and UltraScale eFUSE Access Procedure.

Source Files

The following is a list of eFUSE and BBRAM application project files, folders and macros.

- `xilskey_efuse_example.c`: This file contains the main application code. The file helps in the PS/PL structure initialization and writes/reads the PS/PL eFUSE based on the user settings provided in the `xilskey_input.h` file.
- `xilskey_input.h`: This file contains all the actions that are supported by the eFUSE library. Using the preprocessor directives given in the file, you can read/write the bits in the PS/PL eFUSE. More explanation of each directive is provided in the following sections. Burning or reading the PS/PL eFUSE bits is based on the values set in the `xilskey_input.h` file. Also contains GPIO pins and channels connected to MASTER JTAG primitive and hardware module to access Ultrascale eFUSE.

In this file:

- specify the 256 bit key to be programmed into BBRAM.
 - specify the AES(256 bit) key, User (32 bit and 128 bit) keys and RSA key hash(384 bit) key to be programmed into UltraScale eFUSE.
 - `XSK_EFUSEPS_DRIVER`: Define to enable the writing and reading of PS eFUSE.
 - `XSK_EFUSEPL_DRIVER`: Define to enable the writing of PL eFUSE.
- `xilskey_bbram_example.c`: This file contains the example to program a key into BBRAM and verify the key.

Note

This algorithm only works when programming and verifying key are both executed in the recommended order.

- `xilskey_efuseps_zynqmp_example.c`: This file contains the example code to program the PS eFUSE and read back of eFUSE bits from the cache.

- `xilskey_efuseps_zynqmp_input.h`: This file contains all the inputs supported for eFUSE PS of Zynq UltraScale+ MPSoC. eFUSE bits are programmed based on the inputs from the `xilskey_efuseps_zynqmp_input.h` file.
- `xilskey_bbramps_zynqmp_example.c`: This file contains the example code to program and verify BBRAM key of Zynq UltraScale+ MPSoC. Default is zero. You can modify this key on top of the file.
- `xilskey_bbram_ultrascale_example.c`: This file contains example code to program and verify BBRAM key of UltraScale.

Note

Programming and verification of BBRAM key cannot be done separately.

- `xilskey_bbram_ultrascale_input.h`: This file contains all the preprocessor directives you need to provide. In this file, specify BBRAM AES key or Obfuscated AES key to be programmed, DPA protection enable and, GPIO pins and channels connected to MASTER JTAG primitive.
- `xilskey_puf_registration.c`: This file contains all the PUF related code. This example illustrates PUF registration and generating black key and programming eFUSE with PUF helper data, CHash and Auxiliary data along with the Black key.
- `xilskey_puf_registration.h`: This file contains all the preprocessor directives based on which read/write the eFUSE bits and Syndrome data generation. More explanation of each directive is provided in the following sections.



WARNING: *Ensure that you enter the correct information before writing or 'burning' eFUSE bits. Once burned, they cannot be changed. The BBRAM key can be programmed any number of times.*

Note

POR reset is required for the eFUSE values to be recognized.

BBRAM PL API

Overview

This chapter provides a linked summary and detailed descriptions of the battery-backed RAM (BBRAM) APIs of Zynq[®] PL and UltraScale[™] devices.

Example Usage

- Zynq BBRAM PL example usage:
 - The Zynq BBRAM PL example application should contain the `xilskey_bbram_example.c` and `xilskey_input.h` files.
 - You should provide user configurable parameters in the `xilskey_input.h` file. For more information, refer [Zynq User-Configurable PL BBRAM Parameters](#).
- UltraScale BBRAM example usage:
 - The UltraScale BBRAM example application should contain the `xilskey_bbram_ultrascale_input.h` and `xilskey_bbram_ultrascale_example.c` files.
 - You should provide user configurable parameters in the `xilskey_bbram_ultrascale_input.h` file. For more information, refer [UltraScale or UltraScale+ User-Configurable BBRAM PL Parameters](#).

Note

It is assumed that you have set up your hardware prior to working on the example application. For more information, refer [Hardware Setup](#).

Functions

- int [XilSKey_Bbram_Program](#) (XilSKey_Bbram *InstancePtr)

Function Documentation

int XilSKey_Bbram_Program (XilSKey_Bbram * *InstancePtr*)

This function implements the BBRAM algorithm for programming and verifying key. The program and verify will only work together in and in that order.

Parameters

<i>InstancePtr</i>	Pointer to XilSKey_Bbram
--------------------	--------------------------

Returns

- XST_FAILURE - In case of failure
- XST_SUCCESS - In case of Success

Note

This function will program BBRAM of Ultrascale and Zynq as well.

Zynq UltraScale+ MPSoC BBRAM PS API

Overview

This chapter provides a linked summary and detailed descriptions of the battery-backed RAM (BBRAM) APIs for Zynq® UltraScale+™ MPSoC devices.

Example Usage

- The Zynq UltraScale+ MPSoC example application should contain the `xilskkey_bbramps_zynqmp_example.c` file.
- User configurable key can be modified in the same file (`xilskkey_bbramps_zynqmp_example.c`), at the `XSK_ZYNQMP_BBRAMPS_AES_KEY` macro.

Functions

- `u32 XilSKey_ZynqMp_Bbram_Program (u32 *AesKey)`
- `u32 XilSKey_ZynqMp_Bbram_Zeroise (void)`

Function Documentation

`u32 XilSKey_ZynqMp_Bbram_Program (u32 * AesKey)`

This function implements the BBRAM programming and verifying the key written. Program and verification of AES will work only together. CRC of the provided key will be calculated internally and verified after programming.

Parameters

<code>AesKey</code>	Pointer to the key which has to be programmed.
---------------------	--

Returns

- Error code from `XskZynqMp_Ps_Bbram_ErrorCodes` enum if it fails
- `XST_SUCCESS` if programming is done.

u32 XiISKey_ZynqMp_Bbram_Zeroise (void)

This function zeroize's Bbram Key.

Parameters

<i>None.</i>	
--------------	--

Returns

None.

Note

BBRAM key will be zeroized.

Zynq eFUSE PS API

Overview

This chapter provides a linked summary and detailed descriptions of the Zynq eFUSE PS APIs.

Example Usage

- The Zynq eFUSE PS example application should contain the `xilskey_efuse_example.c` and the `xilskey_input.h` files.
 - There is no need of any hardware setup. By default, both the eFUSE PS and PL are enabled in the application. You can comment 'XSK_EFUSEPL_DRIVER' to execute only the PS. For more details, refer [Zynq User-Configurable PS eFUSE Parameters](#).
-

Functions

- u32 [XilSKey_EfusePs_Write](#) (XilSKey_EPs *PsInstancePtr)
 - u32 [XilSKey_EfusePs_Read](#) (XilSKey_EPs *PsInstancePtr)
 - u32 [XilSKey_EfusePs_ReadStatus](#) (XilSKey_EPs *InstancePtr, u32 *StatusBits)
-

Function Documentation

u32 XilSKey_EfusePs_Write (XilSKey_EPs * InstancePtr)

PS eFUSE interface functions.
PS eFUSE interface functions.

Parameters

<i>InstancePtr</i>	Pointer to the PsEfuseHandle which describes which PS eFUSE bit should be burned.
--------------------	---

Returns

- XST_SUCCESS.
- In case of error, value is as defined in xilskey_utils.h Error value is a combination of Upper 8 bit value and Lower 8 bit value. For example, 0x8A03 should be checked in error.h as 0x8A00 and 0x03. Upper 8 bit value signifies the major error and lower 8 bit values tells more precisely.

Note

When called, this Initializes the timer, XADC subsystems. Unlocks the PS eFUSE controller. Configures the PS eFUSE controller. Writes the hash and control bits if requested. Programs the PS eFUSE to enable the RSA authentication if requested. Locks the PS eFUSE controller. Returns an error, if the reference clock frequency is not in between 20 and 60 MHz or if the system not in a position to write the requested PS eFUSE bits (because the bits are already written or not allowed to write) or if the temperature and voltage are not within range

u32 XilSKey_EfusePs_Read (XilSKey_EPs * InstancePtr)

This function is used to read the PS eFUSE.

Parameters

<i>InstancePtr</i>	Pointer to the PsEfuseHandle which describes which PS eFUSE should be burned.
--------------------	---

Returns

- XST_SUCCESS no errors occurred.
- In case of error, value is as defined in xilskey_utils.h. Error value is a combination of Upper 8 bit value and Lower 8 bit value. For example, 0x8A03 should be checked in error.h as 0x8A00 and 0x03. Upper 8 bit value signifies the major error and lower 8 bit values tells more precisely.

Note

When called: This API initializes the timer, XADC subsystems. Unlocks the PS eFUSE Controller. Configures the PS eFUSE Controller and enables read-only mode. Reads the PS eFUSE (Hash Value), and enables read-only mode. Locks the PS eFUSE Controller. Returns an error, if the reference clock frequency is not in between 20 and 60MHz. or if unable to unlock PS eFUSE controller or requested address corresponds to restricted bits. or if the temperature and voltage are not within range

u32 XilSKey_EfusePs_ReadStatus (XilSKey_EPs * InstancePtr, u32 * StatusBits)

This function is used to read the PS efuse status register.

Parameters

<i>InstancePtr</i>	Pointer to the PS eFUSE instance.
<i>StatusBits</i>	Buffer to store the status register read.

Returns

- XST_SUCCESS.
- XST_FAILURE

Note

This API unlocks the controller and reads the Zynq PS eFUSE status register.

Zynq UltraScale+ MPSoC eFUSE PS API

Overview

This chapter provides a linked summary and detailed descriptions of the Zynq MPSoC UltraScale+ eFUSE PS APIs.

Example Usage

- For programming eFUSES other than the PUF, the Zynq UltraScale+ MPSoC example application should contain the `xilskey_efuseps_zynqmp_example.c` and the `xilskey_efuseps_zynqmp_input.h` files.
 - For PUF registration, programming PUF helper data, AUX, chash, and black key, the Zynq UltraScale+ MPSoC example application should contain the `xilskey_puf_registration.c` and the `xilskey_puf_registration.h` files.
 - For more details on the user configurable parameters, refer [Zynq UltraScale+ MPSoC User-Configurable PS eFUSE Parameters](#) and [Zynq UltraScale+ MPSoC User-Configurable PS PUF Parameters](#).
-

Functions

- `u32 XilSKey_ZynqMp_EfusePs_CheckAesKeyCrc` (u32 CrcValue)
- `u32 XilSKey_ZynqMp_EfusePs_ReadUserFuse` (u32 *UseFusePtr, u8 UserFuse_Num, u8 ReadOption)
- `u32 XilSKey_ZynqMp_EfusePs_ReadPpk0Hash` (u32 *Ppk0Hash, u8 ReadOption)
- `u32 XilSKey_ZynqMp_EfusePs_ReadPpk1Hash` (u32 *Ppk1Hash, u8 ReadOption)
- `u32 XilSKey_ZynqMp_EfusePs_ReadSpkId` (u32 *SpkId, u8 ReadOption)
- `void XilSKey_ZynqMp_EfusePs_ReadDna` (u32 *DnaRead)
- `u32 XilSKey_ZynqMp_EfusePs_ReadSecCtrlBits` (XilSKey_SecCtrlBits *ReadBackSecCtrlBits, u8 ReadOption)
- `u32 XilSKey_ZynqMp_EfusePs_Write` (XilSKey_ZynqMpEPs *InstancePtr)
- `u32 XilSKey_ZynqMp_EfusePs_WritePufHelperData` (XilSKey_Puf *InstancePtr)
- `u32 XilSKey_ZynqMp_EfusePs_ReadPufHelperData` (u32 *Address)
- `u32 XilSKey_ZynqMp_EfusePs_WritePufChash` (XilSKey_Puf *InstancePtr)
- `u32 XilSKey_ZynqMp_EfusePs_ReadPufChash` (u32 *Address, u8 ReadOption)
- `u32 XilSKey_ZynqMp_EfusePs_WritePufAux` (XilSKey_Puf *InstancePtr)
- `u32 XilSKey_ZynqMp_EfusePs_ReadPufAux` (u32 *Address, u8 ReadOption)

- u32 [XilSKey_Write_Puf_EfusePs_SecureBits](#) (XilSKey_Puf_Secure *WriteSecureBits)
- u32 [XilSKey_Read_Puf_EfusePs_SecureBits](#) (XilSKey_Puf_Secure *SecureBitsRead, u8 ReadOption)
- u32 [XilSKey_Puf_Debug2](#) (XilSKey_Puf *InstancePtr)
- u32 [XilSKey_Puf_Registration](#) (XilSKey_Puf *InstancePtr)
- u32 [XilSKey_Puf_Regeneration](#) (XilSKey_Puf *InstancePtr)

Function Documentation

u32 XilSKey_ZynqMp_EfusePs_CheckAesKeyCrc (u32 CrcValue)

This function performs the CRC check of AES key.

Parameters

<i>CrcValue</i>	A 32 bit CRC value of an expected AES key.
-----------------	--

Returns

- XST_SUCCESS on successful CRC check.
- ErrorCode on failure

Note

For Calculating the CRC of the AES key use the [XilSKey_CrcCalculation\(\)](#) function or [XilSKey_CrcCalculation_AesKey\(\)](#) function

u32 XilSKey_ZynqMp_EfusePs_ReadUserFuse (u32 *UseFusePtr, u8 UserFuse_Num, u8 ReadOption)

This function is used to read a user fuse from the eFUSE or cache.

Parameters

<i>UseFusePtr</i>	Pointer to an array which holds the readback user fuse.
<i>UserFuse_Num</i>	A variable which holds the user fuse number. Range is (User fuses: 0 to 7)
<i>ReadOption</i>	Indicates whether or not to read from the actual eFUSE array or from the eFUSE cache. <ul style="list-style-type: none"> • 0(XSK_EFUSEPS_READ_FROM_CACHE) Reads from eFUSE cache • 1(XSK_EFUSEPS_READ_FROM_EFUSE) Reads from eFUSE array

Returns

- XST_SUCCESS on successful read
- ErrorCode on failure

u32 XilSKey_ZynqMp_EfusePs_ReadPpk0Hash (u32 * Ppk0Hash, u8 ReadOption)

This function is used to read the PPK0 hash from an eFUSE or eFUSE cache.

Parameters

<i>Ppk0Hash</i>	A pointer to an array which holds the readback PPK0 hash.
<i>ReadOption</i>	Indicates whether or not to read from the actual eFUSE array or from the eFUSE cache. <ul style="list-style-type: none"> • 0(XSK_EFUSEPS_READ_FROM_CACHE) Reads from eFUSE cache • 1(XSK_EFUSEPS_READ_FROM_EFUSE) Reads from eFUSE array

Returns

- XST_SUCCESS on successful read
- ErrorCode on failure

u32 XilSKey_ZynqMp_EfusePs_ReadPpk1Hash (u32 * Ppk1Hash, u8 ReadOption)

This function is used to read the PPK1 hash from eFUSE or cache.

Parameters

<i>Ppk1Hash</i>	Pointer to an array which holds the readback PPK1 hash.
<i>ReadOption</i>	Indicates whether or not to read from the actual eFUSE array or from the eFUSE cache. <ul style="list-style-type: none"> • 0(XSK_EFUSEPS_READ_FROM_CACHE) Reads from eFUSE cache • 1(XSK_EFUSEPS_READ_FROM_EFUSE) Reads from eFUSE array

Returns

- XST_SUCCESS on successful read
- ErrorCode on failure

u32 XilSKey_ZynqMp_EfusePs_ReadSpkId (u32 * SpkId, u8 ReadOption)

This function is used to read SPKID from eFUSE or cache based on user's read option.

Parameters

<i>SpkId</i>	Pointer to a 32 bit variable which holds SPK ID.
<i>ReadOption</i>	Indicates whether or not to read from the actual eFUSE array or from the eFUSE cache. <ul style="list-style-type: none"> • 0(XSK_EFUSEPS_READ_FROM_CACHE) Reads from eFUSE cache • 1(XSK_EFUSEPS_READ_FROM_EFUSE) Reads from eFUSE array

Returns

- XST_SUCCESS on successful read
- ErrorCode on failure

void XilSKey_ZynqMp_EfusePs_ReadDna (u32 * DnaRead)

This function is used to read DNA from eFUSE.

Parameters

<i>DnaRead</i>	Pointer to an array of 3 x u32 words which holds the readback DNA.
----------------	--

Returns

None.

u32 XilSKey_ZynqMp_EfusePs_ReadSecCtrlBits (XilSKey_SecCtrlBits * ReadBackSecCtrlBits, u8 ReadOption)

This function is used to read the PS eFUSE secure control bits from cache or eFUSE based on user input provided.

Parameters

<i>ReadBackSecCtrlBits</i>	Pointer to the XilSKey_SecCtrlBits which holds the read secure control bits.
<i>ReadOption</i>	Indicates whether or not to read from the actual eFUSE array or from the eFUSE cache. <ul style="list-style-type: none"> • 0(XSK_EFUSEPS_READ_FROM_CACHE) Reads from eFUSE cache • 1(XSK_EFUSEPS_READ_FROM_EFUSE) Reads from eFUSE array

Returns

- XST_SUCCESS if reads successfully
- XST_FAILURE if reading is failed

Note

Cache reload is required for obtaining updated values for ReadOption 0.

u32 XilSKey_ZynqMp_EfusePs_Write (XilSKey_ZynqMpEPs * *InstancePtr*)

This function is used to program the PS eFUSE of ZynqMP, based on user inputs.

Parameters

<i>InstancePtr</i>	Pointer to the XilSKey_ZynqMpEPs.
--------------------	-----------------------------------

Returns

- XST_SUCCESS if programs successfully.
- Errorcode on failure

Note

After eFUSE programming is complete, the cache is automatically reloaded so all programmed eFUSE bits can be directly read from cache.

u32 XilSKey_ZynqMp_EfusePs_WritePufHelprData (XilSKey_Puf * *InstancePtr*)

This function programs the PS eFUSEs with the PUF helper data.

Parameters

<i>InstancePtr</i>	Pointer to the XiISKey_Puf instance.
--------------------	--------------------------------------

Returns

- XST_SUCCESS if programs successfully.
- Errorcode on failure

Note

To generate PufSyndromeData please use XiISKey_Puf_Registration API

u32 XiISKey_ZynqMp_EfusePs_ReadPufHelprData (u32 * Address)

This function reads the PUF helper data from eFUSE.

Parameters

<i>Address</i>	Pointer to data array which holds the PUF helper data read from eFUSEs.
----------------	---

Returns

- XST_SUCCESS if reads successfully.
- Errorcode on failure.

Note

This function only reads from eFUSE non-volatile memory. There is no option to read from Cache.

u32 XiISKey_ZynqMp_EfusePs_WritePufChash (XiISKey_Puf * InstancePtr)

This function programs eFUSE with CHash value.

Parameters

<i>InstancePtr</i>	Pointer to the XiISKey_Puf instance.
--------------------	--------------------------------------

Returns

- XST_SUCCESS if chash is programmed successfully.
- An Error code on failure

Note

To generate the CHash value, please use XiISKey_Puf_Registration function.

u32 XiISKey_ZynqMp_EfusePs_ReadPufChash (u32 * Address, u8 ReadOption)

This function reads eFUSE PUF CHash data from the eFUSE array or cache based on the user read option.

Parameters

<i>Address</i>	Pointer which holds the read back value of the chash.
<i>ReadOption</i>	Indicates whether or not to read from the actual eFUSE array or from the eFUSE cache. <ul style="list-style-type: none"> • 0(XSK_EFUSEPS_READ_FROM_CACHE) Reads from cache • 1(XSK_EFUSEPS_READ_FROM_EFUSE) Reads from eFUSE array

Returns

- XST_SUCCESS if programs successfully.
- Errorcode on failure

Note

Cache reload is required for obtaining updated values for reading from cache..

u32 XiISKey_ZynqMp_EfusePs_WritePufAux (XiISKey_Puf * InstancePtr)

This function programs eFUSE PUF auxiliary data.

Parameters

<i>InstancePtr</i>	Pointer to the XiISKey_Puf instance.
--------------------	--------------------------------------

Returns

- XST_SUCCESS if the eFUSE is programmed successfully.
- Errorcode on failure

Note

To generate auxiliary data, please use XiISKey_Puf_Registration function.

u32 XiISKey_ZynqMp_EfusePs_ReadPufAux (u32 * Address, u8 ReadOption)

This function reads eFUSE PUF auxiliary data from eFUSE array or cache based on user read option.

Parameters

<i>Address</i>	Pointer which holds the read back value of PUF's auxiliary data.
<i>ReadOption</i>	Indicates whether or not to read from the actual eFUSE array or from the eFUSE cache. <ul style="list-style-type: none"> • 0(XSK_EFUSEPS_READ_FROM_CACHE) Reads from cache • 1(XSK_EFUSEPS_READ_FROM_EFUSE) Reads from eFUSE array

Returns

- XST_SUCCESS if PUF auxiliary data is read successfully.
- Errorcode on failure

Note

Cache reload is required for obtaining updated values for reading from cache.

u32 **XilSKey_Write_Puf_EfusePs_SecureBits** (**XilSKey_Puf_Secure * WriteSecureBits**)

This function programs the eFUSE PUF secure bits.

Parameters

<i>WriteSecureBits</i>	Pointer to the XilSKey_Puf_Secure structure
------------------------	---

Returns

- XST_SUCCESS if eFUSE PUF secure bits are programmed successfully.
- Errorcode on failure.

u32 **XilSKey_Read_Puf_EfusePs_SecureBits** (**XilSKey_Puf_Secure * SecureBitsRead, u8 ReadOption**)

This function is used to read the PS eFUSE PUF secure bits from cache or from eFUSE array.

Parameters

<i>SecureBits</i>	Pointer to the XilSKey_Puf_Secure structure which holds the read eFUSE secure bits from the PUF.
<i>ReadOption</i>	Indicates whether or not to read from the actual eFUSE array or from the eFUSE cache. <ul style="list-style-type: none"> • 0(XSK_EFUSEPS_READ_FROM_CACHE) Reads from cache • 1(XSK_EFUSEPS_READ_FROM_EFUSE) Reads from eFUSE array

Returns

- XST_SUCCESS if reads successfully.
- Errorcode on failure.

u32 XilSKey_Puf_Debug2 (XilSKey_Puf * InstancePtr)

This function Outputs distance metric that may be useful for software to determine impending key generation failures.

Distance metric also is useful to obtain a more stable provisioning syndrome value.

Parameters

<i>InstancePtr</i>	Pointer to the XilSKey_Puf instance.
--------------------	--------------------------------------

Returns

- XST_SUCCESS if debug 2 mode was successful.
- ERROR if registration was unsuccessful.

u32 XilSKey_Puf_Registration (XilSKey_Puf * InstancePtr)

This function performs registration of PUF which generates a new KEK and associated CHash, Auxiliary and PUF-syndrome data which are unique for each silicon.

Parameters

<i>InstancePtr</i>	Pointer to the XilSKey_Puf instance.
--------------------	--------------------------------------

Returns

- XST_SUCCESS if registration/re-registration was successful.
- ERROR if registration was unsuccessful

Note

With the help of generated PUF syndrome data, it will be possible to re-generate same PUF KEK.

u32 XilSKey_Puf_Regeneration (XilSKey_Puf * InstancePtr)

This function regenerates the PUF data so that the PUF's output can be used as the key source to the AES-GCM hardware cryptographic engine.

Parameters

<i>InstancePtr</i>	is a pointer to the XilSKey_Puf instance.
--------------------	---

Returns

- XST_SUCCESS if regeneration was successful.
- ERROR if regeneration was unsuccessful

eFUSE PL API

Overview

This chapter provides a linked summary and detailed descriptions of the eFUSE APIs of Zynq eFUSE PL and UltraScale eFUSE.

Example Usage

- The Zynq eFUSE PL and UltraScale example application should contain the `xilskkey_efuse_example.c` and the `xilskkey_input.h` files.
 - By default, both the eFUSE PS and PL are enabled in the application. You can comment 'XSK_EFUSEPL_DRIVER' to execute only the PS.
 - For UltraScale, it is mandatory to comment 'XSK_EFUSEPS_DRIVER' else the example will generate an error.
 - For more details on the user configurable parameters, refer [Zynq User-Configurable PL eFUSE Parameters](#) and [UltraScale or UltraScale+ User-Configurable PL eFUSE Parameters](#).
 - Requires hardware setup to program PL eFUSE of Zynq or UltraScale.
-

Functions

- u32 [XilSKey_EfusePI_SystemInit](#) (XilSKey_EPI *InstancePtr)
 - u32 [XilSKey_EfusePI_Program](#) (XilSKey_EPI *PIInstancePtr)
 - u32 [XilSKey_EfusePI_ReadStatus](#) (XilSKey_EPI *InstancePtr, u32 *StatusBits)
 - u32 [XilSKey_EfusePI_ReadKey](#) (XilSKey_EPI *InstancePtr)
-

Function Documentation

u32 XilSKey_EfusePI_SystemInit (XilSKey_EPI * InstancePtr)

Initializes PL eFUSE with input data given.

Parameters

<i>InstancePtr</i>	- Input data to be written to PL eFUSE
--------------------	--

Returns

- XST_FAILURE - In case of failure
- XST_SUCCESS - In case of Success

Note

Updates the global variable ErrorCode with error code(if any).

u32 XiISKey_EfusePI_Program (XiISKey_EPI * InstancePtr)

Programs PL eFUSE with input data given through InstancePtr.

Parameters

<i>InstancePtr</i>	Pointer to PL eFUSE instance which holds the input data to be written to PL eFUSE.
--------------------	--

Returns

- XST_FAILURE - In case of failure
- XST_SUCCESS - In case of Success

Note

When this API is called: Initializes the timer, XADC/xsysmon and JTAG server subsystems. Returns an error in the following cases, if the reference clock frequency is not in the range or if the PL DAP ID is not identified, if the system is not in a position to write the requested PL eFUSE bits (because the bits are already written or not allowed to write) if the temperature and voltage are not within range.

u32 XiISKey_EfusePI_ReadStatus (XiISKey_EPI * InstancePtr, u32 * StatusBits)

Reads the PL efuse status bits and gets all secure and control bits.

Parameters

<i>InstancePtr</i>	Pointer to PL eFUSE instance.
<i>StatusBits</i>	Buffer to store the status bits read.

Returns

- XST_FAILURE - In case of failure
- XST_SUCCESS - In case of Success

u32 XiISKey_EfusePI_ReadKey (XiISKey_EPI * InstancePtr)

Reads the PL efuse keys and stores them in the corresponding arrays in instance structure.

Parameters

<i>InstancePtr</i>	Pointer to PL eFUSE instance.
--------------------	-------------------------------

Returns

- XST_FAILURE - In case of failure
- XST_SUCCESS - In case of Success

Note

This function initializes the timer, XADC and JTAG server subsystems, if not already done so. In Zynq - Reads AES key and User keys. In Ultrascale - Reads 32 bit and 128 bit User keys and RSA hash But AES key cannot be read directly it can be verified with CRC check (for that we need to update the instance with 32 bit CRC value, API updates whether provided CRC value is matched with actuals or not). To calculate the CRC of expected AES key one can use any of the following APIs [XiISKey_CrcCalculation\(\)](#) or [XiISKey_CrcCalculation_AesKey\(\)](#)

CRC Calculation API

Overview

This chapter provides a linked summary and detailed descriptions of the CRC calculation APIs. For UltraScale and Zynq UltraScale+ MPSoC devices, the programmed AES cannot be read back. The programmed AES key can only be verified by reading the CRC value of AES key.

Functions

- u32 [XilSKey_CrcCalculation](#) (u8 *Key)
 - u32 [XilSKey_CrcCalculation_AesKey](#) (u8 *Key)
-

Function Documentation

u32 XilSKey_CrcCalculation (u8 * Key)

This function Calculates CRC value based on hexadecimal string passed.

Parameters

Key	Pointer to the string contains AES key in hexadecimal of length less than or equal to 64.
-----	---

Returns

- On Success returns the Crc of AES key value.
- On failure returns the error code when string length is greater than 64

Note

If the length of the string provided is less than 64, this function appends the string with zeros. For calculation of AES key's CRC one can use u32 [XilSKey_CrcCalculation\(u8 *Key\)](#) API or reverse polynomial 0x82F63B78.

u32 XilSKey_CrcCalculation_AesKey (u8 * Key)

Calculates CRC value of the provided key.
Key should be provided in hexa buffer.

Parameters

<i>Key</i>	Pointer to an array of 32 bytes, which holds an AES key.
------------	--

Returns

Crc of provided AES key value. To calculate CRC on the AES key in string format please use XilSKey_CrcCalculation.

User-Configurable Parameters

Overview

This chapter provides detailed descriptions of the various user configurable parameters.

Modules

- [Zynq User-Configurable PS eFUSE Parameters](#)
 - [Zynq User-Configurable PL eFUSE Parameters](#)
 - [Zynq User-Configurable PL BBRAM Parameters](#)
 - [UltraScale or UltraScale+ User-Configurable BBRAM PL Parameters](#)
 - [UltraScale or UltraScale+ User-Configurable PL eFUSE Parameters](#)
 - [Zynq UltraScale+ MPSoC User-Configurable PS eFUSE Parameters](#)
 - [Zynq UltraScale+ MPSoC User-Configurable PS BBRAM Parameters](#)
 - [Zynq UltraScale+ MPSoC User-Configurable PS PUF Parameters](#)
-

Zynq User-Configurable PS eFUSE Parameters

Define the `XSK_EFUSEPS_DRIVER` macro to use the PS eFUSE.

After defining the macro, provide the inputs defined with `XSK_EFUSEPS_DRIVER` to burn the bits in PS eFUSE. If the bit is to be burned, define the macro as `TRUE`; otherwise define the macro as `FALSE`. For details, refer the following table.

Macro Name	Description
XSK_EFUSEPS_ENABLE_WRITE_PROTECT	<p>Default = FALSE.</p> <p>TRUE to burn the write-protect bits in eFUSE array. Write protect has two bits. When either of the bits is burned, it is considered write-protected. So, while burning the write-protected bits, even if one bit is blown, write API returns success. As previously mentioned, POR reset is required after burning for write protection of the eFUSE bits to go into effect. It is recommended to do the POR reset after write protection. Also note that, after write-protect bits are burned, no more eFUSE writes are possible.</p> <p>If the write-protect macro is TRUE with other macros, write protect is burned in the last iteration, after burning all the defined values, so that for any error while burning other macros will not effect the total eFUSE array.</p> <p>FALSE does not modify the write-protect bits.</p>
XSK_EFUSEPS_ENABLE_RSA_AUTH	<p>Default = FALSE.</p> <p>Use TRUE to burn the RSA enable bit in the PS eFUSE array. After enabling the bit, every successive boot must be RSA-enabled apart from JTAG. Before burning (blowing) this bit, make sure that eFUSE array has the valid PPK hash. If the PPK hash burning is enabled, only after writing the hash successfully, RSA enable bit will be blown. For the RSA enable bit to take effect, POR reset is required.</p> <p>FALSE does not modify the RSA enable bit.</p>
XSK_EFUSEPS_ENABLE_ROM_128K_CRC	<p>Default = FALSE.</p> <p>TRUE burns the ROM 128K CRC bit. In every successive boot, BootROM calculates 128k CRC.</p> <p>FALSE does not modify the ROM CRC 128K bit.</p>
XSK_EFUSEPS_ENABLE_RSA_KEY_HASH	<p>Default = FALSE.</p> <p>TRUE burns (blows) the eFUSE hash, that is given in XSK_EFUSEPS_RSA_KEY_HASH_VALUE when write API is used. TRUE reads the eFUSE hash when the read API is used and is read into structure.</p> <p>FALSE ignores the provided value.</p>

Macro Name	Description
XSK_EFUSEPL_DISABLE_AES_KEY_READ	Default = FALSE TRUE disables the write to FUSE_AES and FUSE_USER key and disables the read of FUSE_AES. FALSE does not affect the eFUSE bit.
XSK_EFUSEPL_DISABLE_USER_KEY_READ	Default = FALSE. TRUE disables the write to FUSE_AES and FUSE_USER key and disables the read of FUSE_USER. FALSE does not affect the eFUSE bit.
XSK_EFUSEPL_DISABLE_FUSE_CNTRL_WRITE	Default = FALSE. TRUE disables the eFUSE write to FUSE_CTRL block. FALSE does not affect the eFUSE bit.
XSK_EFUSEPL_FORCE_USE_AES_ONLY	Default = FALSE. TRUE forces the use of secure boot with eFUSE AES key only. FALSE does not affect the eFUSE bit.
XSK_EFUSEPL_DISABLE_JTAG_CHAIN	Default = FALSE. TRUE permanently disables the Zynq ARM DAP and PL TAP. FALSE does not affect the eFUSE bit.
XSK_EFUSEPL_BBRAM_KEY_DISABLE	Default = FALSE. TRUE forces the eFUSE key to be used if booting Secure Image. FALSE does not affect the eFUSE bit.

Modules

- [MIO Pins for Zynq PL eFUSE JTAG Operations](#)
- [MUX Selection Pin for Zynq PL eFUSE JTAG Operations](#)
- [MUX Parameter for Zynq PL eFUSE JTAG Operations](#)
- [AES and User Key Parameters](#)

MIO Pins for Zynq PL eFUSE JTAG Operations

The table below lists the MIO pins for Zynq PL eFUSE JTAG operations. You can change the listed pins at your discretion.

Note

The pin numbers listed in the table below are examples. You must assign appropriate pin numbers as per your hardware design.

Pin Name	Pin Number
XSK_EFUSEPL_MIO_JTAG_TDI	(17)
XSK_EFUSEPL_MIO_JTAG_TDO	(21)
XSK_EFUSEPL_MIO_JTAG_TCK	(19)
XSK_EFUSEPL_MIO_JTAG_TMS	(20)

MUX Selection Pin for Zynq PL eFUSE JTAG Operations

The table below lists the MUX selection pin.

Pin Name	Pin Number	Description
XSK_EFUSEPL_MIO_JTAG_MUX_SELECT	(11)	This pin toggles between the external JTAG or MIO driving JTAG operations.

MUX Parameter for Zynq PL eFUSE JTAG Operations

The table below lists the MUX parameter.

Parameter Name	Description
XSK_EFUSEPL_MIO_MUX_SEL_DEFAULT_VAL	Default = LOW. LOW writes zero on the MUX select line before PL_eFUSE writing. HIGH writes one on the MUX select line before PL_eFUSE writing.

AES and User Key Parameters

The table below lists the AES and user key parameters.

Parameter Name	Description
XSK_EFUSEPL_PROGRAM_AES_AND_USER_LOW_KEY	Default = FALSE. TRUE burns the AES and User Low hash key, which are given in the XSK_EFUSEPL_AES_KEY and the XSK_EFUSEPL_USER_LOW_KEY respectively. FALSE ignores the provided values. You cannot write the AES Key and the User Low Key separately.
XSK_EFUSEPL_PROGRAM_USER_HIGH_KEY	Default =FALSE. TRUE burns the User High hash key, given in XSK_EFUSEPL_PROGRAM_USER_HIGH_KEY. FALSE ignores the provided values.
XSK_EFUSEPL_AES_KEY	Default = 00000000000000000000000000000000 00000000000000000000000000000000 This value converted to hex buffer and written into the PL eFUSE array when write API is used. This value should be the AES Key, given in string format. It must be 64 characters long. Valid characters are 0-9, a-f, A-F. Any other character is considered an invalid string and will not burn AES Key. To write AES Key, XSK_EFUSEPL_PROGRAM_AES_AND_USER_LOW_KEY must have a value of TRUE.
XSK_EFUSEPL_USER_LOW_KEY	Default = 00 This value is converted to a hexadecimal buffer and written into the PL eFUSE array when the write API is used. This value is the User Low Key given in string format. It must be two characters long; valid characters are 0-9,a-f, and A-F. Any other character is considered as an invalid string and will not burn the User Low Key. To write the User Low Key, XSK_EFUSEPL_PROGRAM_AES_AND_USER_LOW_KEY must have a value of TRUE.

Parameter Name	Description
XSK_EFUSEPL_USER_HIGH_KEY	Default = 000000 The default value is converted to a hexadecimal buffer and written into the PL eFUSE array when the write API is used. This value is the User High Key given in string format. The buffer must be six characters long: valid characters are 0-9, a-f, A-F. Any other character is considered to be an invalid string and does not burn User High Key. To write the User High Key, the XSK_EFUSEPL_PROGRAM_USER_HIGH_KEY must have a value of TRUE.

Zynq User-Configurable PL BBRAM Parameters

Overview

The table below lists the MIO pins for Zynq PL BBRAM JTAG operations.

Note

The pin numbers listed in the table below are examples. You must assign appropriate pin numbers as per your hardware design.

Pin Name	Pin Number
XSK_BBRAM_MIO_JTAG_TDI	(17)
XSK_BBRAM_MIO_JTAG_TDO	(21)
XSK_BBRAM_MIO_JTAG_TCK	(19)
XSK_BBRAM_MIO_JTAG_TMS	(20)

The table below lists the MUX selection pin for Zynq BBRAM PL JTAG operations.

Pin Name	Pin Number
XSK_BBRAM_MIO_JTAG_MUX_SELECT	(11)

Modules

- [MUX Parameter for Zynq BBRAM PL JTAG Operations](#)
- [AES and User Key Parameters](#)

MUX Parameter for Zynq BBRAM PL JTAG Operations

The table below lists the MUX parameter for Zynq BBRAM PL JTAG operations.

Parameter Name	Description
XSK_BBRAM_MIO_MUX_SEL_DEFAULT_VAL	Default = LOW. LOW writes zero on the MUX select line before PL_eFUSE writing. HIGH writes one on the MUX select line before PL_eFUSE writing.

AES and User Key Parameters

The table below lists the AES and user key parameters.

Parameter Name	Description
XSK_BBRAM_AES_KEY	Default = XX. AES key (in HEX) that must be programmed into BBRAM.
XSK_BBRAM_AES_KEY_SIZE_IN_BITS	Default = 256. Size of AES key. Must be 256 bits.

UltraScale or UltraScale+ User-Configurable BBRAM PL Parameters

Overview

Following parameters need to be configured.

Based on your inputs, BBRAM is programmed with the provided AES key.

Modules

- [AES Keys and Related Parameters](#)
- [DPA Protection for BBRAM key](#)
- [GPIO Device Used for Connecting PL Master JTAG Signals](#)
- [GPIO Pins Used for PL Master JTAG Signals](#)
- [GPIO Channels](#)

AES Keys and Related Parameters

The following table shows AES key related parameters.

Parameter Name	Description
XSK_BBRAM_PGM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_0	Default = FALSE By default, XSK_BBRAM_PGM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_0 is FALSE. BBRAM is programmed with a non-obfuscated key provided in XSK_BBRAM_AES_KEY_SLR_CONFIG_ORDER_0 and DPA protection can be either in enabled/disabled state. TRUE programs the BBRAM with key provided in XSK_BBRAM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_0 and DPA protection cannot be enabled.
XSK_BBRAM_PGM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_1	Default = FALSE By default, XSK_BBRAM_PGM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_1 is FALSE. BBRAM is programmed with a non-obfuscated key provided in XSK_BBRAM_AES_KEY_SLR_CONFIG_ORDER_1 and DPA protection can be either in enabled/disabled state. TRUE programs the BBRAM with key provided in XSK_BBRAM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_1 and DPA protection cannot be enabled.
XSK_BBRAM_PGM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_2	Default = FALSE By default, XSK_BBRAM_PGM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_2 is FALSE. BBRAM is programmed with a non-obfuscated key provided in XSK_BBRAM_AES_KEY_SLR_CONFIG_ORDER_2 and DPA protection can be either in enabled/disabled state. TRUE programs the BBRAM with key provided in XSK_BBRAM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_2 and DPA protection cannot be enabled.
XSK_BBRAM_PGM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_3	Default = FALSE By default, XSK_BBRAM_PGM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_3 is FALSE. BBRAM is programmed with a non-obfuscated key provided in XSK_BBRAM_AES_KEY_SLR_CONFIG_ORDER_3 and DPA protection can be either in enabled/disabled state. TRUE programs the BBRAM with key provided in XSK_BBRAM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_3 and DPA protection cannot be enabled.

Parameter Name	Description
XSK_BBRAM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_0	<p>Default = b1c276899d71fb4cdd4a0a7905ea46c2e11f9574d09c7ea23b70b67de713ccd1</p> <p>The value mentioned in this will be converted to hex buffer and the key is programmed into BBRAM, when program API is called. It should be 64 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not program BBRAM.</p> <p>Note</p> <p>For writing the OBFUSCATED Key, XSK_BBRAM_PGM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_0 should have TRUE value.</p>
XSK_BBRAM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_1	<p>Default = b1c276899d71fb4cdd4a0a7905ea46c2e11f9574d09c7ea23b70b67de713ccd1</p> <p>The value mentioned in this will be converted to hex buffer and the key is programmed into BBRAM, when program API is called. It should be 64 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not program BBRAM.</p> <p>Note</p> <p>For writing the OBFUSCATED Key, XSK_BBRAM_PGM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_1 should have TRUE value.</p>

Parameter Name	Description
XSK_BBRAM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_2	<p>Default = b1c276899d71fb4cdd4a0a7905ea46c2e11f9574d09c7ea23b70b67de713ccd1</p> <p>The value mentioned in this will be converted to hex buffer and the key is programmed into BBRAM, when program API is called. It should be 64 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not program BBRAM.</p> <p>Note</p> <p>For writing the OBFUSCATED Key, XSK_BBRAM_PGM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_2 should have TRUE value.</p>
XSK_BBRAM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_3	<p>Default = b1c276899d71fb4cdd4a0a7905ea46c2e11f9574d09c7ea23b70b67de713ccd1</p> <p>The value mentioned in this will be converted to hex buffer and the key is programmed into BBRAM, when program API is called. It should be 64 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not program BBRAM.</p> <p>Note</p> <p>For writing the OBFUSCATED Key, XSK_BBRAM_PGM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_3 should have TRUE value.</p>
XSK_BBRAM_PGM_AES_KEY_SLR_CONFIG_ORDER_0	<p>Default = FALSE</p> <p>TRUE will program BBRAM with AES key provided in XSK_BBRAM_AES_KEY_SLR_CONFIG_ORDER_0</p>
XSK_BBRAM_PGM_AES_KEY_SLR_CONFIG_ORDER_1	<p>Default = FALSE</p> <p>TRUE will program BBRAM with AES key provided in XSK_BBRAM_AES_KEY_SLR_CONFIG_ORDER_1</p>
XSK_BBRAM_PGM_AES_KEY_SLR_CONFIG_ORDER_2	<p>Default = FALSE</p> <p>TRUE will program BBRAM with AES key provided in XSK_BBRAM_AES_KEY_SLR_CONFIG_ORDER_2</p>

Parameter Name	Description
XSK_BBRAM_PGM_AES_KEY_SLR_CONFIG_ORDER_3	Default = FALSE TRUE will program BBRAM with AES key provided in XSK_BBRAM_AES_KEY_SLR_CONFIG_ORDER_3
XSK_BBRAM_AES_KEY_SLR_CONFIG_ORDER_0	Default = 0000000000000000524156a63950bcdaf eadcdeabaadee34216615aaaabbaaa The value mentioned in this will be converted to hex buffer and the key is programmed into BBRAM,when program API is called. It should be 64 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not program BBRAM. Note For writing AES key, XSK_BBRAM_PGM_AES_KEY_SLR_CONFIG_ORDER_0 should have TRUE value , and XSK_BBRAM_PGM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_0 should have FALSE value.
XSK_BBRAM_AES_KEY_SLR_CONFIG_ORDER_1	Default = 0000000000000000524156a63950bcdaf eadcdeabaadee34216615aaaabbaaa The value mentioned in this will be converted to hex buffer and the key is programmed into BBRAM,when program API is called. It should be 64 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not program BBRAM. Note For writing AES key, XSK_BBRAM_PGM_AES_KEY_SLR_CONFIG_ORDER_1 should have TRUE value , and XSK_BBRAM_PGM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_1 should have FALSE value

Parameter Name	Description
XSK_BBRAM_AES_KEY_SLR_CONFIG_ORDER_2	<p>Default = 0000000000000000524156a63950bcedaf eadcdeabaadee34216615aaaabbaaa</p> <p>The value mentioned in this will be converted to hex buffer and the key is programmed into BBRAM, when program API is called. It should be 64 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not program BBRAM.</p> <p>Note</p> <p>For writing AES key, XSK_BBRAM_PGM_AES_KEY_SLR_CONFIG_ORDER_2 should have TRUE value , and XSK_BBRAM_PGM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_2 should have FALSE value</p>
XSK_BBRAM_AES_KEY_SLR_CONFIG_ORDER_3	<p>Default = 0000000000000000524156a63950bcedaf eadcdeabaadee34216615aaaabbaaa</p> <p>The value mentioned in this will be converted to hex buffer and the key is programmed into BBRAM, when program API is called. It should be 64 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not program BBRAM.</p> <p>Note</p> <p>For writing AES key, XSK_BBRAM_PGM_AES_KEY_SLR_CONFIG_ORDER_3 should have TRUE value , and XSK_BBRAM_PGM_OBFUSCATED_KEY_SLR_CONFIG_ORDER_3 should have FALSE value</p>
XSK_BBRAM_AES_KEY_SIZE_IN_BITS	Default= 256 Size of AES key must be 256 bits.

DPA Protection for BBRAM key

The following table shows DPA protection configurable parameter.

Parameter Name	Description
XSK_BBRAM_DPA_PROTECT_ENABLE	Default = FALSE By default, the DPA protection will be in disabled state. TRUE will enable DPA protection with provided DPA count and configuration in XSK_BBRAM_DPA_COUNT and XSK_BBRAM_DPA_MODE respectively. DPA protection cannot be enabled if BBRAM is been programmed with an obfuscated key.
XSK_BBRAM_DPA_COUNT	Default = 0 This input is valid only when DPA protection is enabled. Valid range of values are 1 - 255 when DPA protection is enabled else 0.
XSK_BBRAM_DPA_MODE	Default = XSK_BBRAM_INVALID_CONFIGURATIONS When DPA protection is enabled it can be XSK_BBRAM_INVALID_CONFIGURATIONS or XSK_BBRAM_ALL_CONFIGURATIONS If DPA protection is disabled this input provided over here is ignored.

GPIO Device Used for Connecting PL Master JTAG Signals

In hardware design MASTER JTAG can be connected to any one of the available GPIO devices, based on the design the following parameter should be provided with corresponding device ID of selected GPIO device.

Master JTAG Signal	Description
XSK_BBRAM_AXI_GPIO_DEVICE_ID	Default = XPAR_AXI_GPIO_0_DEVICE_ID This is for providing exact GPIO device ID, based on the design configuration this parameter can be modified to provide GPIO device ID which is used for connecting master jtag pins.

GPIO Pins Used for PL Master JTAG Signals

In Ultrascale the following GPIO pins are used for connecting MASTER_JTAG pins to access BBRAM. These can be changed depending on your hardware. The table below shows the GPIO pins used for PL MASTER JTAG signals.

Master JTAG Signal	Default PIN Number
XSK_BBRAM_AXI_GPIO_JTAG_TDO	0

Master JTAG Signal	Default PIN Number
XSK_BBRAM_AXI_GPIO_JTAG_TDI	0
XSK_BBRAM_AXI_GPIO_JTAG_TMS	1
XSK_BBRAM_AXI_GPIO_JTAG_TCK	2

GPIO Channels

The following table shows GPIO channel number.

Parameter	Default Channel Number	Master JTAG Signal Connected
XSK_BBRAM_GPIO_INPUT_CH	2	TDO
XSK_BBRAM_GPIO_OUTPUT_CH	1	TDI, TMS, TCK

Note

All inputs and outputs of GPIO should be configured in single channel. For example, XSK_BBRAM_GPIO_INPUT_CH = XSK_BBRAM_GPIO_OUTPUT_CH = 1 or 2. Among (TDI, TCK, TMS) Outputs of GPIO cannot be connected to different GPIO channels all the 3 signals should be in same channel. TDO can be a other channel of (TDI, TCK, TMS) or the same. DPA protection can be enabled only when programming non-obfuscated key.

UltraScale or UltraScale+ User-Configurable PL eFUSE Parameters

Overview

The table below lists the user-configurable PL eFUSE parameters for UltraScale™ devices.

Macro Name	Description
XSK_EFUSEPL_DISABLE_AES_KEY_READ	Default = FALSE TRUE will permanently disable the write to FUSE_AES and check CRC for AES key by programming control bit of FUSE. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPL_DISABLE_USER_KEY_READ	Default = FALSE TRUE will permanently disable the write to 32 bit FUSE_USER and read of FUSE_USER key by programming control bit of FUSE. FALSE will not modify this control bit of eFuse.

Macro Name	Description
XSK_EFUSEPL_DISABLE_SECURE_READ	Default = FALSE TRUE will permanently disable the write to FUSE_Secure block and reading of secure block by programming control bit of FUSE. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPL_DISABLE_FUSE_CNTRL_WRITE	Default = FALSE. TRUE will permanently disable the write to FUSE_CNTRL block by programming control bit of FUSE. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPL_DISABLE_RSA_KEY_READ	Default = FALSE. TRUE will permanently disable the write to FUSE_RSA block and reading of FUSE_RSA Hash by programming control bit of FUSE. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPL_DISABLE_KEY_WRITE	Default = FALSE. TRUE will permanently disable the write to FUSE_AES block by programming control bit of FUSE. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPL_DISABLE_USER_KEY_WRITE	Default = FALSE. TRUE will permanently disable the write to FUSE_USER block by programming control bit of FUSE. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPL_DISABLE_SECURE_WRITE	Default = FALSE. TRUE will permanently disable the write to FUSE_SECURE block by programming control bit of FUSE. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPL_DISABLE_RSA_HASH_WRITE	Default = FALSE. TRUE will permanently disable the write to FUSE_RSA authentication key by programming control bit of FUSE. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPL_DISABLE_128BIT_USER_KEY_WRITE	Default = FALSE. TRUE will permanently disable the write to 128 bit FUSE_USER by programming control bit of FUSE. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPL_ALLOW_ENCRYPTED_ONLY	Default = FALSE. TRUE will permanently allow encrypted bitstream only. FALSE will not modify this Secure bit of eFuse.

Macro Name	Description
XSK_EFUSEPL_FORCE_USE_FUSE_AES_ONLY	Default = FALSE. TRUE then allows only FUSE's AES key as source of encryption FALSE then allows FPGA to configure an unencrypted bitstream or bitstream encrypted using key stored BBRAM or eFuse.
XSK_EFUSEPL_ENABLE_RSA_AUTH	Default = FALSE. TRUE will enable RSA authentication of bitstream FALSE will not modify this secure bit of eFuse.
XSK_EFUSEPL_DISABLE_JTAG_CHAIN	Default = FALSE. TRUE will disable JTAG permanently. FALSE will not modify this secure bit of eFuse.
XSK_EFUSEPL_DISABLE_TEST_ACCESS	Default = FALSE. TRUE will disables Xilinx test access. FALSE will not modify this secure bit of eFuse.
XSK_EFUSEPL_DISABLE_AES_DECRYPTOR	Default = FALSE. TRUE will disables decoder completely. FALSE will not modify this secure bit of eFuse.
XSK_EFUSEPL_ENABLE_OBFUSCATION_EFUSEAES	Default = FALSE. TRUE will enable obfuscation feature for eFUSE AES key.

Modules

- [GPIO Device Used for Connecting PL Master JTAG Signals](#)
- [GPIO Pins Used for PL Master JTAG and HWM Signals](#)
- [GPIO Channels](#)
- [SLR Selection to Program eFUSE on MONO/SSIT Devices](#)
- [eFUSE PL Read Parameters](#)
- [AES Keys and Related Parameters](#)
- [USER Keys \(32-bit\) and Related Parameters](#)
- [RSA Hash and Related Parameters](#)
- [USER Keys \(128-bit\) and Related Parameters](#)
- [AES key CRC verification](#)

GPIO Device Used for Connecting PL Master JTAG Signals

In hardware design MASTER JTAG can be connected to any one of the available GPIO devices, based on the design the following parameter should be provided with corresponding device ID of selected GPIO device.

Master JTAG Signal	Description
XSK_EFUSEPL_AXI_GPIO_DEVICE_ID	Default = XPAR_AXI_GPIO_0_DEVICE_ID This is for providing exact GPIO device ID, based on the design configuration this parameter can be modified to provide GPIO device ID which is used for connecting master jtag pins.

GPIO Pins Used for PL Master JTAG and HWM Signals

In Ultrascale the following GPIO pins are used for connecting MASTER_JTAG pins to access eFUSE. These can be changed depending on your hardware. The table below shows the GPIO pins used for PL MASTER JTAG signals.

Master JTAG Signal	Default PIN Number
XSK_EFUSEPL_AXI_GPIO_JTAG_TDO	0
XSK_EFUSEPL_AXI_GPIO_HWM_READY	0
XSK_EFUSEPL_AXI_GPIO_HWM_END	1
XSK_EFUSEPL_AXI_GPIO_JTAG_TDI	2
XSK_EFUSEPL_AXI_GPIO_JTAG_TMS	1
XSK_EFUSEPL_AXI_GPIO_JTAG_TCK	2
XSK_EFUSEPL_AXI_GPIO_HWM_START	3

GPIO Channels

The following table shows GPIO channel number.

Parameter	Default Channel Number	Master JTAG Signal Connected
XSK_EFUSEPL_GPIO_INPUT_CH	2	TDO
XSK_EFUSEPL_GPIO_OUTPUT_CH	1	TDI, TMS, TCK

Note

All inputs and outputs of GPIO should be configured in single channel. For example, XSK_EFUSEPL_GPIO_INPUT_CH = XSK_EFUSEPL_GPIO_OUTPUT_CH = 1 or 2. Among (TDI, TCK, TMS) Outputs of GPIO cannot be connected to different GPIO channels all the 3 signals should be in same channel. TDO can be a other channel of (TDI, TCK, TMS) or the same.

SLR Selection to Program eFUSE on MONO/SSIT Devices

The following table shows parameters for programming different SLRs.

Parameter Name	Description
XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_0	Default = FALSE TRUE will enable programming SLR config order 0's eFUSE. FALSE will disable programming.
XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_1	Default = FALSE TRUE will enable programming SLR config order 1's eFUSE. FALSE will disable programming.
XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_2	Default = FALSE TRUE will enable programming SLR config order 2's eFUSE. FALSE will disable programming.
XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_3	Default = FALSE TRUE will enable programming SLR config order 3's eFUSE. FALSE will disable programming.

eFUSE PL Read Parameters

The following table shows parameters related to read USER 32/128bit keys and RSA hash.

Note

For only reading keys it is not required to enable XSK_EFUSEPL_PGM_SLR1, XSK_EFUSEPL_PGM_SLR2, XSK_EFUSEPL_PGM_SLR3, XSK_EFUSEPL_PGM_SLR4 macros, they can be in FALSE state.

By enabling any of the below parameters, by default will read corresponding hash/key associated with all the available SLRs. For example, if XSK_EFUSEPL_READ_USER_KEY is TRUE, USER key for all the available SLRs will be read.

Parameter Name	Description
XSK_EFUSEPL_READ_USER_KEY	Default = FALSE TRUE will read 32 bit FUSE_USER from eFUSE of all available SLRs and each time updates in XiISKey_EPI instance parameter UserKeyReadback, which will be displayed on UART by example before reading next SLR. FALSE 32-bit FUSE_USER key read will not be performed.

Parameter Name	Description
XSK_EFUSEPL_READ_RSA_KEY_HASH	Default = FALSE TRUE will read FUSE_USER from eFUSE of all available SLRs and each time updates in XiISKey_EPI instance parameter RSAHashReadback, which will be displayed on UART by example before reading next SLR. FALSE FUSE_RSA_HASH read will not be performed.
XSK_EFUSEPL_READ_USER_KEY128_BIT	Default = FALSE TRUE will read 128 bit USER key eFUSE of all available SLRs and each time updates in XiISKey_EPI instance parameter User128BitReadBack, which will be displayed on UART by example before reading next SLR. FALSE 128 bit USER key read will not be performed.

AES Keys and Related Parameters

Note

For programming AES key for MONO/SSIT device, the corresponding SLR should be selected and AES key programming should be enabled.

Example 1 Enable the following parameters if you want to program AES key for SLR config order 2:

1. Enable programming for SLR:
 - XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_2 should have the TRUE value.
2. Enable AES key programming:
 - XSK_EFUSEPL_PROGRAM_AES_KEY should have the TRUE value.
3. Provide key to be programmed on SLR:
 - XSK_EFUSEPL_AES_KEY_CONFIG_ORDER_2 should have key to be programmed in the string format.

Example 2 Enable the following parameters if you want to program AES key on both SLR config order 0 and 3:

1. Enable programming for SLR:
 - XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_0 should have the TRUE value.
 - XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_3 should have the TRUE value.
2. Enable AES key programming:
 - XSK_EFUSEPL_PROGRAM_AES_KEY should have the TRUE value.
3. Provide key to be programmed on SLR:

- XSK_EFUSEPL_AES_KEY_CONFIG_ORDER_0 should have key to be programmed on SLR config order 0's eFUSE in the string format.
- XSK_EFUSEPL_AES_KEY_CONFIG_ORDER_3 should have key to be programmed on SLR config order 3's eFUSE in the string format.

The following table shows AES key and related parameters to be taken care while programming AES key.

Parameter Name	Description
XSK_EFUSEPL_PROGRAM_AES_KEY	<p>Default = FALSE TRUE will burn the AES key provided in: XSK_EFUSEPL_AES_KEY_CONFIG_ORDER_INDEX if corresponding XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_INDEX is TRUE and FALSE will ignore the values given.</p>
XSK_EFUSEPL_AES_KEY_CONFIG_ORDER_0	<p>Default = 00000000000000000000000000000000 00000000000000000000000000000000</p> <p>The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array of SLR 0 when write API is used. This value should be the AES key given in string format. It should be 64 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn AES Key.</p> <p>Note</p> <p>For writing the AES Key, make sure XSK_EFUSEPL_PROGRAM_AES_KEY and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_0 are enabled with the TRUE value.</p>
XSK_EFUSEPL_AES_KEY_CONFIG_ORDER_1	<p>Default = 00000000000000000000000000000000 00000000000000000000000000000000</p> <p>The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array of SLR 1 when write API is used. This value should be the AES key given in string format. It should be 64 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn AES Key.</p> <p>Note</p> <p>For writing the AES Key, make sure XSK_EFUSEPL_PROGRAM_AES_KEY and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_1 are enabled with the TRUE value.</p>

2. Enable USER key programming:

- XSK_EFUSEPL_PROGRAM_USER_KEY should have the TRUE value.

3. Provide key to be programmed on SLR:

- XSK_EFUSEPL_USER_KEY_CONFIG_ORDER_2 should have key to be programmed in the string format.

Example 2 Enable the following parameters if you want to program USER key on SLR0 and SLR3:

1. Enable programming for SLR:

- XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_0 should have the TRUE value.
- XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_3 should have the TRUE value.

2. Enable USER key programming:

- XSK_EFUSEPL_PROGRAM_USER_KEY should have the TRUE value.

3. Provide key to be programmed on SLR:

- XSK_EFUSEPL_USER_KEY_CONFIG_ORDER_0 should have key to be programmed in the string format.
- XSK_EFUSEPL_USER_KEY_CONFIG_ORDER_3 should have key to be programmed in the string format.

The following table shows USER key and related parameters to be taken care while programming USER key.

Parameter Name	Description
XSK_EFUSEPL_PROGRAM_USER_KEY	Default = FALSE TRUE will burn 32 bit User key given in XSK_EFUSEPL_USER_KEY_CONFIG_ORDER_INDEX if orresponding XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_INDEX is TRUE, FALSE will ignore the values given.
XSK_EFUSEPL_USER_KEY_CONFIG_ORDER_0	Default = 00000000 The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array of SLR1/MONO when write API used. This value should be the User Key given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn User Key. Note For writing the User Key, make sure XSK_EFUSEPL_PROGRAM_USER_KEY and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_0 are enabled with TRUE value.

Parameter Name	Description
XSK_EFUSEPL_USER_KEY_CONFIG_ORDER_1	<p>Default = 00000000</p> <p>The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array when the write API is used. This value should be the User Key given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn User Key.</p> <p>Note</p> <p>For writing the User Key, make sure XSK_EFUSEPL_PROGRAM_USER_KEY and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_1 are enabled with TRUE value.</p>
XSK_EFUSEPL_USER_KEY_CONFIG_ORDER_2	<p>Default = 00000000</p> <p>The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array when write API used. This value should be the User Key given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn User Key.</p> <p>Note</p> <p>For writing the User Key, make sure XSK_EFUSEPL_PROGRAM_USER_KEY and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_2 are enabled with TRUE value.</p>
XSK_EFUSEPL_USER_KEY_CONFIG_ORDER_3	<p>Default = 00000000</p> <p>The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array when write API used. This value should be the User Key given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn User Key.</p> <p>Note</p> <p>For writing the User Key, XSK_EFUSEPL_PROGRAM_USER_KEY and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_3 are enabled with TRUE value.</p>

Parameter Name	Description
----------------	-------------

RSA Hash and Related Parameters

Note

For programming RSA hash for MONO/SSIT device, the corresponding SLR should be selected and RSA hash programming should be enabled.

Example 1 Enable the following parameters if you want to program RSA hash for SLR2:

1. Enable programming for SLR:
 - XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_2 should have the TRUE value.
2. Enable RSA hash programming:
 - XSK_EFUSEPL_PROGRAM_RSA_KEY_HASH should have the TRUE value.
3. Provide hash to be programmed on SLR:
 - XSK_EFUSEPL_RSA_KEY_HASH_VALUE_CONFIG_ORDER_2 should have hash to be programmed in the string format.

Example 2 Enable the following parameters if you want to program RSA hash on SLR0 and SLR3:

1. Enable programming for SLR:
 - XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_0 should have the TRUE value.
 - XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_3 should have the TRUE value.
2. Enable RSA hash programming:
 - XSK_EFUSEPL_PROGRAM_RSA_KEY_HASH should have the TRUE value.
3. Provide hash to be programmed on SLR:
 - XSK_EFUSEPL_RSA_KEY_HASH_VALUE_CONFIG_ORDER_0 should have hash to be programmed in the string format.
 - XSK_EFUSEPL_RSA_KEY_HASH_VALUE_CONFIG_ORDER_3 should have hash to be programmed in the string format.

The following table shows RSA hash and related parameters to be taken care while programming RSA hash.

Parameter Name	Description
XSK_EFUSEPL_PROGRAM_RSA_KEY_HASH	Default = FALSE TRUE will burn RSA hash given in XSK_EFUSEPL_RSA_KEY_HASH_VALUE_CONFIG_ORDER_INDEX if corresponding XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_INDEX is TRUE, FALSE will ignore the values given.

Parameter Name	Description
XSK_EFUSEPL_RSA_KEY_HASH_VALUE_CONFIG_ORDER_2	<p>Default = 00000000000000000000000000000000 00000000000000000000000000000000 000000000000000000000000</p> <p>The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array of SLR3 when write API used. This value should be the RSA Key hash given in string format. It should be 96 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn RSA hash value.</p> <p>Note</p> <p>For writing the RSA hash, make sure XSK_EFUSEPL_PROGRAM_RSA_KEY_HASH and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_2 are enabled with TRUE value.</p>
XSK_EFUSEPL_RSA_KEY_HASH_VALUE_CONFIG_ORDER_3	<p>Default = 00000000000000000000000000000000 00000000000000000000000000000000 000000000000000000000000</p> <p>The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array of SLR4 when write API used. This value should be the RSA Key hash given in string format. It should be 96 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn RSA hash value.</p> <p>Note</p> <p>For writing the RSA hash, make sure XSK_EFUSEPL_PROGRAM_RSA_KEY_HASH and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_3 are enabled with TRUE value.</p>

USER Keys (128-bit) and Related Parameters

Note

For programming USER key 128 bit for MONO/SSIT device, the corresponding SLR and programming for USER key 128 bit should be enabled.

Example 1 Enable the following parameters if you want to program USER key 128-bit for SLR2:

1. Enable programming for SLR:

- XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_2 should have the TRUE value.

2. Enable USER key programming:

- XSK_EFUSEPL_PROGRAM_USER_KEY_128BIT should have the TRUE value.

3. Provide key to be programmed on SLR:

- XSK_EFUSEPL_USER_KEY_128BIT_0_CONFIG_ORDER_2, XSK_EFUSEPL_USER_KEY_128BIT_1_CONFIG_ORDER_2, XSK_EFUSEPL_USER_KEY_128BIT_2_CONFIG_ORDER_2, XSK_EFUSEPL_USER_KEY_128BIT_3_CONFIG_ORDER_2 should have value to be programmed in the string format. The key should be provided as below
 - XSK_EFUSEPL_USER_KEY_128BIT_0_CONFIG_ORDER_2 holds 31:0 bits,
 - XSK_EFUSEPL_USER_KEY_128BIT_1_CONFIG_ORDER_2 holds 63:32 bits,
 - XSK_EFUSEPL_USER_KEY_128BIT_2_CONFIG_ORDER_2 holds 95:64 bits and
 - XSK_EFUSEPL_USER_KEY_128BIT_3_CONFIG_ORDER_2 holds 127:96 bits of whole 128 bit User key. The following table shows USER key 128 bit and related parameters.

Parameter Name	Description
XSK_EFUSEPL_PROGRAM_USER_KEY_128BIT	Default = FALSE TRUE will burn 128 bit User key given in: XSK_EFUSEPL_USER_KEY_128BIT_0_CONFIG_ORDER_INDEX, XSK_EFUSEPL_USER_KEY_128BIT_1_CONFIG_ORDER_INDEX, XSK_EFUSEPL_USER_KEY_128BIT_2_CONFIG_ORDER_INDEX, XSK_EFUSEPL_USER_KEY_128BIT_3_CONFIG_ORDER_INDEX if corresponding XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_INDEX is TRUE, FALSE will ignore the values given.

Parameter Name	Description
XSK_EFUSEPL_USER_KEY_128BIT_0_CONFIG_ORDER_0	<p>Default = 00000000</p> <p>Provides 128-bit User key for XSK_EFUSEPL_USER_KEY_128BIT_0_CONFIG_ORDER_0 holds 31:0 bits, of whole 128 bit User key. The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array of SLR0/MONO when write API used. This value should be the User Key given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn User Key.</p> <p>Note</p> <p>For writing the User Key, make sure XSK_EFUSEPL_PROGRAM_USER_KEY_128BIT and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_0 are enabled with TRUE value.</p>
XSK_EFUSEPL_USER_KEY_128BIT_1_CONFIG_ORDER_0	<p>Default = 00000000</p> <p>Provides 128-bit User key for XSK_EFUSEPL_USER_KEY_128BIT_1_CONFIG_ORDER_0 holds 63:32 bits, of whole 128 bit User key. The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array of SLR0/MONO when write API used. This value should be the User Key given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn User Key.</p> <p>Note</p> <p>For writing the User Key, make sure XSK_EFUSEPL_PROGRAM_USER_KEY_128BIT and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_0 are enabled with TRUE value.</p>

Parameter Name	Description
XSK_EFUSEPL_USER_KEY_128BIT_2_CONFIG_ORDER_0	<p>Default = 00000000</p> <p>Provides 128-bit User key for XSK_EFUSEPL_USER_KEY_128BIT_2_CONFIG_ORDER_0 holds 95:64 bits of whole 128 bit User key. The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array of SLR0/MONO when write API used. This value should be the User Key given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn User Key.</p> <p>Note</p> <p>For writing the User Key, make sure XSK_EFUSEPL_PROGRAM_USER_KEY_128BIT and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_0 are enabled with TRUE value.</p>
XSK_EFUSEPL_USER_KEY_128BIT_3_CONFIG_ORDER_0	<p>Default = 00000000</p> <p>Provides 128-bit User key for XSK_EFUSEPL_USER_KEY_128BIT_3_CONFIG_ORDER_0 holds 127:96 bits of whole 128 bit User key. The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array of SLR0/MONO when write API used. This value should be the User Key given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn User Key.</p> <p>Note</p> <p>For writing the User Key, make sure XSK_EFUSEPL_PROGRAM_USER_KEY_128BIT and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_0 are enabled with TRUE value.</p>

Parameter Name	Description
XSK_EFUSEPL_USER_KEY_128BIT_0_CONFIG_ORDER_1	<p>Default = 00000000</p> <p>Provides 128-bit User key for XSK_EFUSEPL_USER_KEY_128BIT_0_CONFIG_ORDER_1 holds 31:0 bits, of whole 128 bit User key. The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array of SLR1 when write API used. This value should be the User Key given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn User Key.</p> <p>Note</p> <p>For writing the User Key, make sure XSK_EFUSEPL_PROGRAM_USER_KEY_128BIT and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_1 are enabled with TRUE value.</p>
XSK_EFUSEPL_USER_KEY_128BIT_1_CONFIG_ORDER_1	<p>Default = 00000000</p> <p>Provides 128-bit User key for XSK_EFUSEPL_USER_KEY_128BIT_1_CONFIG_ORDER_1 holds 63:32 bits, of whole 128 bit User key. The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array of SLR1 when write API used. This value should be the User Key given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn User Key.</p> <p>Note</p> <p>For writing the User Key, make sure XSK_EFUSEPL_PROGRAM_USER_KEY_128BIT and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_1 are enabled with TRUE value.</p>

Parameter Name	Description
XSK_EFUSEPL_USER_KEY_128BIT_2_CONFIG_ORDER_1	<p>Default = 00000000</p> <p>Provides 128-bit User key for XSK_EFUSEPL_USER_KEY_128BIT_2_CONFIG_ORDER_1 holds 95:64 bits of whole 128 bit User key. The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array of SLR1 when write API used. This value should be the User Key given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn User Key.</p> <p>Note</p> <p>For writing the User Key, make sure XSK_EFUSEPL_PROGRAM_USER_KEY_128BIT and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_1 are enabled with TRUE value.</p>
XSK_EFUSEPL_USER_KEY_128BIT_3_CONFIG_ORDER_1	<p>Default = 00000000</p> <p>Provides 128-bit User key for XSK_EFUSEPL_USER_KEY_128BIT_3_CONFIG_ORDER_1 holds 127:96 bits of whole 128 bit User key. The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array of SLR1 when write API used. This value should be the User Key given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn User Key.</p> <p>Note</p> <p>For writing the User Key, make sure XSK_EFUSEPL_PROGRAM_USER_KEY_128BIT and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_1 are enabled with TRUE value.</p>

Parameter Name	Description
XSK_EFUSEPL_USER_KEY_128BIT_0_CONFIG_ORDER_2	<p>Default = 00000000</p> <p>Provides 128-bit User key for XSK_EFUSEPL_USER_KEY_128BIT_0_CONFIG_ORDER_2 holds 31:0 bits, of whole 128 bit User key. The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array of SLR2 when write API used. This value should be the User Key given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn User Key.</p> <p>Note</p> <p>For writing the User Key, make sure XSK_EFUSEPL_PROGRAM_USER_KEY_128BIT and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_2 are enabled with TRUE value.</p>
XSK_EFUSEPL_USER_KEY_128BIT_1_CONFIG_ORDER_2	<p>Default = 00000000</p> <p>Provides 128-bit User key for XSK_EFUSEPL_USER_KEY_128BIT_1_CONFIG_ORDER_2 holds 63:32 bits, of whole 128 bit User key. The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array of SLR2 when write API used. This value should be the User Key given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn User Key.</p> <p>Note</p> <p>For writing the User Key, make sure XSK_EFUSEPL_PROGRAM_USER_KEY_128BIT and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_2 are enabled with TRUE value.</p>

Parameter Name	Description
XSK_EFUSEPL_USER_KEY_128BIT_2_CONFIG_ORDER_2	<p>Default = 00000000</p> <p>Provides 128-bit User key for XSK_EFUSEPL_USER_KEY_128BIT_2_CONFIG_ORDER_2 holds 95:64 bits of whole 128 bit User key. The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array of SLR2 when write API used. This value should be the User Key given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn User Key.</p> <p>Note</p> <p>For writing the User Key, make sure XSK_EFUSEPL_PROGRAM_USER_KEY_128BIT and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_2 are enabled with TRUE value.</p>
XSK_EFUSEPL_USER_KEY_128BIT_3_CONFIG_ORDER_2	<p>Default = 00000000</p> <p>Provides 128-bit User key for XSK_EFUSEPL_USER_KEY_128BIT_3_CONFIG_ORDER_2 holds 127:96 bits of whole 128 bit User key. The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array of SLR2 when write API used. This value should be the User Key given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn User Key.</p> <p>Note</p> <p>For writing the User Key, make sure XSK_EFUSEPL_PROGRAM_USER_KEY_128BIT and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_2 are enabled with TRUE value.</p>

Parameter Name	Description
XSK_EFUSEPL_USER_KEY_128BIT_0_CONFIG_ORDER_3	<p>Default = 00000000</p> <p>Provides 128-bit User key for XSK_EFUSEPL_USER_KEY_128BIT_0_CONFIG_ORDER_3 holds 31:0 bits, of whole 128 bit User key. The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array of SLR3 when write API used. This value should be the User Key given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn User Key.</p> <p>Note</p> <p>For writing the User Key, make sure XSK_EFUSEPL_PROGRAM_USER_KEY_128BIT and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_3 are enabled with TRUE value.</p>
XSK_EFUSEPL_USER_KEY_128BIT_1_CONFIG_ORDER_3	<p>Default = 00000000</p> <p>Provides 128-bit User key for XSK_EFUSEPL_USER_KEY_128BIT_1_CONFIG_ORDER_3 holds 63:32 bits, of whole 128 bit User key. The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array of SLR3 when write API used. This value should be the User Key given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn User Key.</p> <p>Note</p> <p>For writing the User Key, make sure XSK_EFUSEPL_PROGRAM_USER_KEY_128BIT and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_3 are enabled with TRUE value.</p>

Parameter Name	Description
XSK_EFUSEPL_USER_KEY_128BIT_2_CONFIG_ORDER_3	<p>Default = 00000000</p> <p>Provides 128-bit User key for XSK_EFUSEPL_USER_KEY_128BIT_2_CONFIG_ORDER_3 holds 95:64 bits of whole 128 bit User key. The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array of SLR3 when write API used. This value should be the User Key given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn User Key.</p> <p>Note</p> <p>For writing the User Key, make sure XSK_EFUSEPL_PROGRAM_USER_KEY_128BIT and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_3 are enabled with TRUE value.</p>
XSK_EFUSEPL_USER_KEY_128BIT_3_CONFIG_ORDER_3	<p>Default = 00000000</p> <p>Provides 128-bit User key for XSK_EFUSEPL_USER_KEY_128BIT_3_CONFIG_ORDER_3 holds 127:96 bits of whole 128 bit User key. The value mentioned in this will be converted to hex buffer and written into the PL eFUSE array of SLR3 when write API used. This value should be the User Key given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn User Key.</p> <p>Note</p> <p>For writing the User Key, make sure XSK_EFUSEPL_PROGRAM_USER_KEY_128BIT and XSK_EFUSEPL_PGM_SLR_CONFIG_ORDER_3 are enabled with TRUE value.</p>



WARNING: *If you want to program USER key for SLR 1 and AES key for SLR2 then this should be done separately. For this you need to enable the XSK_EFUSEPL_PGM_SLR1, XSK_EFUSEPL_PGM_SLR2, XSK_EFUSEPL_PROGRAM_USER_KEY, and XSK_EFUSEPL_PROGRAM_AES_KEY parameters with the TRUE value. If you do all the settings in one single go and provide the USER key in XSK_EFUSEPL_USER_KEY and AES key in XSK_EFUSEPL_AES_KEY_SLR2 then:*

- Enabling XSK_EFUSEPL_PROGRAM_USER_KEY will enable programming of USER key for both SLR1 And SLR2 as programming is enabled for both the SLR.
- Enabling XSK_EFUSEPL_PROGRAM_AES_KEY will enable programming of AES key for both SLR1 And SLR2 as programming is enabled for both the SLR.
- If you want to program USER key only for SLR1, then provided USER key will be programmed for SLR1 and Default key (all zeroes) will be programmed for SLR2.
- If you want to program AES key only for SLR2, then provided AES key will be programmed for SLR2 and Default key will be programmed for SLR1.
To avoid all the above mentioned scenarios, if programming is required for different key on different SLR, separate runs should be done.

AES key CRC verification

You cannot read the AES key.

You can verify only by providing the CRC of the expected AES key. The following lists the parameters that may help you in verifying the AES key:

Parameter Name	Description
XSK_EFUSEPL_CHECK_AES_KEY_CRC	Default = FALSE TRUE will perform CRC check of FUSE_AES with provided CRC value in macro XSK_EFUSEPL_CRC_OF_EXPECTED_AES_KEY. And result of CRC check will be updated in XiISKey_EPI instance parameter AESKeyMatched with either TRUE or FALSE. FALSE CRC check of FUSE_AES will not be performed.
XSK_EFUSEPL_CRC_OF_EXPECTED_AES_KEY_CONFIG_ORDER_0	Default = XSK_EFUSEPL_AES_CRC_OF_ALL_ZEROS CRC value of FUSE_AES with all Zeros. Expected FUSE_AES key's CRC value of SLR config order 0 has to be updated in place of XSK_EFUSEPL_AES_CRC_OF_ALL_ZEROS. For Checking CRC of FUSE_AES XSK_EFUSEPL_CHECK_AES_KEY_ULTRA macro should be TRUE otherwise CRC check will not be performed. For calculation of AES key's CRC one can use u32 XiISKey_CrcCalculation(u8_Key) API. For UltraScale, the value of XSK_EFUSEPL_AES_CRC_OF_ALL_ZEROS is 0x621C42AA(XSK_EFUSEPL_CRC_FOR_AES_ZEROS). For UltraScale+, the value of XSK_EFUSEPL_AES_CRC_OF_ALL_ZEROS is 0x3117503A(XSK_EFUSEPL_CRC_FOR_AES_ZEROS_ULTRA_PLUS)

Parameter Name	Description
XSK_EFUSEPL_CRC_OF_EXPECTED_AES_KEY_CONFIG_ORDER_1	Default = XSK_EFUSEPL_AES_CRC_OF_ALL_ZEROS CRC value of FUSE_AES with all Zeros. Expected FUSE_AES key's CRC value of SLR config order 1 has to be updated in place of XSK_EFUSEPL_AES_CRC_OF_ALL_ZEROS. For Checking CRC of FUSE_AES XSK_EFUSEPL_CHECK_AES_KEY_ULTRA macro should be TRUE otherwise CRC check will not be performed. For calculation of AES key's CRC one can use u32 XiISKey_CrcCalculation(u8_Key) API. For UltraScale, the value of XSK_EFUSEPL_AES_CRC_OF_ALL_ZEROS is 0x621C42AA(XSK_EFUSEPL_CRC_FOR_AES_ZEROS). For UltraScale+, the value of XSK_EFUSEPL_AES_CRC_OF_ALL_ZEROS is 0x3117503A(XSK_EFUSEPL_CRC_FOR_AES_ZEROS_ULTRA_PLUS)
XSK_EFUSEPL_CRC_OF_EXPECTED_AES_KEY_CONFIG_ORDER_2	Default = XSK_EFUSEPL_AES_CRC_OF_ALL_ZEROS CRC value of FUSE_AES with all Zeros. Expected FUSE_AES key's CRC value of SLR config order 2 has to be updated in place of XSK_EFUSEPL_AES_CRC_OF_ALL_ZEROS. For Checking CRC of FUSE_AES XSK_EFUSEPL_CHECK_AES_KEY_ULTRA macro should be TRUE otherwise CRC check will not be performed. For calculation of AES key's CRC one can use u32 XiISKey_CrcCalculation(u8_Key) API. For UltraScale, the value of XSK_EFUSEPL_AES_CRC_OF_ALL_ZEROS is 0x621C42AA(XSK_EFUSEPL_CRC_FOR_AES_ZEROS). For UltraScale+, the value of XSK_EFUSEPL_AES_CRC_OF_ALL_ZEROS is 0x3117503A(XSK_EFUSEPL_CRC_FOR_AES_ZEROS_ULTRA_PLUS)

Parameter Name	Description
XSK_EFUSEPL_CRC_OF_EXPECTED_AES_KEY_CONFIG_ORDER_3	Default = XSK_EFUSEPL_AES_CRC_OF_ALL_ZEROS CRC value of FUSE_AES with all Zeros. Expected FUSE_AES key's CRC value of SLR config order 3 has to be updated in place of XSK_EFUSEPL_AES_CRC_OF_ALL_ZEROS. For Checking CRC of FUSE_AES XSK_EFUSEPL_CHECK_AES_KEY_ULTRA macro should be TRUE otherwise CRC check will not be performed. For calculation of AES key's CRC one can use u32 XiISKey_CrcCalculation(u8_Key) API. For UltraScale, the value of XSK_EFUSEPL_AES_CRC_OF_ALL_ZEROS is 0x621C42AA(XSK_EFUSEPL_CRC_FOR_AES_ZEROS). For UltraScale+, the value of XSK_EFUSEPL_AES_CRC_OF_ALL_ZEROS is 0x3117503A(XSK_EFUSEPL_CRC_FOR_AES_ZEROS_ULTRA_PLUS)

Zynq UltraScale+ MPSoC User-Configurable PS eFUSE Parameters

Overview

The table below lists the user-configurable PS eFUSE parameters for Zynq UltraScale+ MPSoC devices.

Macro Name	Description
XSK_EFUSEPS_AES_RD_LOCK	Default = FALSE TRUE will permanently disable the CRC check of FUSE_AES. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_AES_WR_LOCK	Default = FALSE TRUE will permanently disable the writing to FUSE_AES block. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_ENC_ONLY	Default = FALSE TRUE will permanently enable encrypted booting only using the Fuse key. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_BBRAM_DISABLE	Default = FALSE TRUE will permanently disable the BBRAM key. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_ERR_DISABLE	Default = FALSE TRUE will permanently disables the error messages in JTAG status register. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_JTAG_DISABLE	Default = FALSE TRUE will permanently disable JTAG controller. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_DFT_DISABLE	Default = FALSE TRUE will permanently disable DFT boot mode. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_PROG_GATE_DISABLE	Default = FALSE TRUE will permanently disable PROG_GATE feature in PPD. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_SECURE_LOCK	Default = FALSE TRUE will permanently disable reboot into JTAG mode when doing a secure lockdown. FALSE will not modify this control bit of eFuse.

Macro Name	Description
XSK_EFUSEPS_RSA_ENABLE	Default = FALSE TRUE will permanently enable RSA authentication during boot. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_PPK0_WR_LOCK	Default = FALSE TRUE will permanently disable writing to PPK0 efuses. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_PPK0_INVLD	Default = FALSE TRUE will permanently revoke PPK0. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_PPK1_WR_LOCK	Default = FALSE TRUE will permanently disable writing PPK1 efuses. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_PPK1_INVLD	Default = FALSE TRUE will permanently revoke PPK1. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_USER_WRLK_0	Default = FALSE TRUE will permanently disable writing to USER_0 efuses. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_USER_WRLK_1	Default = FALSE TRUE will permanently disable writing to USER_1 efuses. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_USER_WRLK_2	Default = FALSE TRUE will permanently disable writing to USER_2 efuses. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_USER_WRLK_3	Default = FALSE TRUE will permanently disable writing to USER_3 efuses. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_USER_WRLK_4	Default = FALSE TRUE will permanently disable writing to USER_4 efuses. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_USER_WRLK_5	Default = FALSE TRUE will permanently disable writing to USER_5 efuses. FALSE will not modify this control bit of eFuse.

Macro Name	Description
XSK_EFUSEPS_USER_WRLK_6	Default = FALSE TRUE will permanently disable writing to USER_6 efuses. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_USER_WRLK_7	Default = FALSE TRUE will permanently disable writing to USER_7 efuses. FALSE will not modify this control bit of eFuse.
XSK_EFUSEPS_LBIST_EN	Default = FALSE TRUE will permanently enables logic BIST to be run during boot. FALSE will not modify this control bit of eFUSE.
XSK_EFUSEPS_LPD_SC_EN	Default = FALSE TRUE will permanently enables zeroization of registers in Low Power Domain(LPD) during boot. FALSE will not modify this control bit of eFUSE.
XSK_EFUSEPS_FPD_SC_EN	Default = FALSE TRUE will permanently enables zeroization of registers in Full Power Domain(FPD) during boot. FALSE will not modify this control bit of eFUSE.
XSK_EFUSEPS_PBR_BOOT_ERR	Default = FALSE TRUE will permanently enables the boot halt when there is any PMU error. FALSE will not modify this control bit of eFUSE.

Modules

- [AES Keys and Related Parameters](#)
- [User Keys and Related Parameters](#)
- [PPK0 Keys and Related Parameters](#)
- [PPK1 Keys and Related Parameters](#)
- [SPK ID and Related Parameters](#)

AES Keys and Related Parameters

The following table shows AES key related parameters.

Parameter Name	Description
XSK_EFUSEPS_WRITE_AES_KEY	Default = FALSE TRUE will burn the AES key provided in XSK_EFUSEPS_AES_KEY. FALSE will ignore the key provide XSK_EFUSEPS_AES_KEY.

Parameter Name	Description
XSK_EFUSEPS_AES_KEY	<p>Default = 00000000000000000000000000000000 00000000000000000000000000000000</p> <p>The value mentioned in this will be converted to hex buffer and written into the Zynq UltraScale+ MPSoC PS eFUSE array when write API used. This value should be given in string format. It should be 64 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn AES Key.</p> <p>Note</p> <p>For writing the AES Key, XSK_EFUSEPS_WRITE_AES_KEY should have TRUE value.</p>
XSK_EFUSEPS_CHECK_AES_KEY_CRC	<p>Default value is FALSE. TRUE will check the CRC provided in XSK_EFUSEPS_AES_KEY. CRC verification is done after programming AES key to verify the key is programmed properly or not, if not library error outs the same. So While programming AES key it is not necessary to verify the AES key again.</p> <p>Note</p> <p>Please make sure if intention is to check only CRC of the provided key and not programming AES key then do not modify XSK_EFUSEPS_WRITE_AES_KEY (TRUE will Program key).</p>

User Keys and Related Parameters

Single bit programming is allowed for all the user eFUSEs.

When you request to revert already programmed bit, the library will return an error. Also, if the user eFUSEs is non-zero, the library will not throw an error for valid requests. The following table shows the user keys and related parameters.

Parameter Name	Description
XSK_EFUSEPS_WRITE_USER0_FUSE	Default = FALSE TRUE will burn User0 Fuse provided in XSK_EFUSEPS_USER0_FUSES. FALSE will ignore the value provided in XSK_EFUSEPS_USER0_FUSES
XSK_EFUSEPS_WRITE_USER1_FUSE	Default = FALSE TRUE will burn User1 Fuse provided in XSK_EFUSEPS_USER1_FUSES. FALSE will ignore the value provided in XSK_EFUSEPS_USER1_FUSES
XSK_EFUSEPS_WRITE_USER2_FUSE	Default = FALSE TRUE will burn User2 Fuse provided in XSK_EFUSEPS_USER2_FUSES. FALSE will ignore the value provided in XSK_EFUSEPS_USER2_FUSES
XSK_EFUSEPS_WRITE_USER3_FUSE	Default = FALSE TRUE will burn User3 Fuse provided in XSK_EFUSEPS_USER3_FUSES. FALSE will ignore the value provided in XSK_EFUSEPS_USER3_FUSES
XSK_EFUSEPS_WRITE_USER4_FUSE	Default = FALSE TRUE will burn User4 Fuse provided in XSK_EFUSEPS_USER4_FUSES. FALSE will ignore the value provided in XSK_EFUSEPS_USER4_FUSES
XSK_EFUSEPS_WRITE_USER5_FUSE	Default = FALSE TRUE will burn User5 Fuse provided in XSK_EFUSEPS_USER5_FUSES. FALSE will ignore the value provided in XSK_EFUSEPS_USER5_FUSES
XSK_EFUSEPS_WRITE_USER6_FUSE	Default = FALSE TRUE will burn User6 Fuse provided in XSK_EFUSEPS_USER6_FUSES. FALSE will ignore the value provided in XSK_EFUSEPS_USER6_FUSES
XSK_EFUSEPS_WRITE_USER7_FUSE	Default = FALSE TRUE will burn User7 Fuse provided in XSK_EFUSEPS_USER7_FUSES. FALSE will ignore the value provided in XSK_EFUSEPS_USER7_FUSES

Parameter Name	Description
XSK_EFUSEPS_USER0_FUSES	<p>Default = 00000000</p> <p>The value mentioned in this will be converted to hex buffer and written into the Zynq UltraScale+ MPSoC PS eFUSE array when write API used. This value should be given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn SPK ID.</p> <p>Note</p> <p>For writing the User0 Fuse, XSK_EFUSEPS_WRITE_USER0_FUSE should have TRUE value</p>
XSK_EFUSEPS_USER1_FUSES	<p>Default = 00000000</p> <p>The value mentioned in this will be converted to hex buffer and written into the Zynq UltraScale+ MPSoC PS eFUSE array when write API used. This value should be given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn SPK ID.</p> <p>Note</p> <p>For writing the User1 Fuse, XSK_EFUSEPS_WRITE_USER1_FUSE should have TRUE value</p>
XSK_EFUSEPS_USER2_FUSES	<p>Default = 00000000</p> <p>The value mentioned in this will be converted to hex buffer and written into the Zynq UltraScale+ MPSoC PS eFUSE array when write API used. This value should be given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn SPK ID.</p> <p>Note</p> <p>For writing the User2 Fuse, XSK_EFUSEPS_WRITE_USER2_FUSE should have TRUE value</p>

Parameter Name	Description
XSK_EFUSEPS_USER3_FUSES	<p>Default = 00000000</p> <p>The value mentioned in this will be converted to hex buffer and written into the Zynq UltraScale+ MPSoC PS eFUSE array when write API used. This value should be given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn SPK ID.</p> <p>Note</p> <p>For writing the User3 Fuse, XSK_EFUSEPS_WRITE_USER3_FUSE should have TRUE value</p>
XSK_EFUSEPS_USER4_FUSES	<p>Default = 00000000</p> <p>The value mentioned in this will be converted to hex buffer and written into the Zynq UltraScale+ MPSoC PS eFUSE array when write API used. This value should be given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn SPK ID.</p> <p>Note</p> <p>For writing the User4 Fuse, XSK_EFUSEPS_WRITE_USER4_FUSE should have TRUE value</p>
XSK_EFUSEPS_USER5_FUSES	<p>Default = 00000000</p> <p>The value mentioned in this will be converted to hex buffer and written into the Zynq UltraScale+ MPSoC PS eFUSE array when write API used. This value should be given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn SPK ID.</p> <p>Note</p> <p>For writing the User5 Fuse, XSK_EFUSEPS_WRITE_USER5_FUSE should have TRUE value</p>

Parameter Name	Description
XSK_EFUSEPS_USER6_FUSES	<p>Default = 00000000</p> <p>The value mentioned in this will be converted to hex buffer and written into the Zynq UltraScale+ MPSoC PS eFUSE array when write API used. This value should be given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn SPK ID.</p> <p>Note</p> <p>For writing the User6 Fuse, XSK_EFUSEPS_WRITE_USER6_FUSE should have TRUE value</p>
XSK_EFUSEPS_USER7_FUSES	<p>Default = 00000000</p> <p>The value mentioned in this will be converted to hex buffer and written into the Zynq UltraScale+ MPSoC PS eFUSE array when write API used. This value should be given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn SPK ID.</p> <p>Note</p> <p>For writing the User7 Fuse, XSK_EFUSEPS_WRITE_USER7_FUSE should have TRUE value</p>

PPK0 Keys and Related Parameters

The following table shows the PPK0 keys and related parameters.

Parameter Name	Description
XSK_EFUSEPS_WRITE_PPK0_SHA3_HASH	<p>Default = FALSE</p> <p>TRUE will burn PPK0 sha3 hash provided in XSK_EFUSEPS_PPK0_SHA3_HASH. FALSE will ignore the hash provided in XSK_EFUSEPS_PPK0_SHA3_HASH.</p>

Parameter Name	Description
XSK_EFUSEPS_PPK0_IS_SHA3	Default = TRUE TRUE XSK_EFUSEPS_PPK0_SHA3_HASH should be of string length 96 it specifies that PPK0 is used to program SHA3 hash. FALSE XSK_EFUSEPS_PPK0_SHA3_HASH should be of string length 64 it specifies that PPK0 is used to program SHA2 hash.
XSK_EFUSEPS_PPK0_HASH	Default = 00 00 00000000000000000000000000000000 The value mentioned in this will be converted to hex buffer and into the Zynq UltraScale+ MPSoC PS eFUSE array when write API used. This value should be given in string format. It should be 96 or 64 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn PPK0 hash. Note that,for writing the PPK0 hash, XSK_EFUSEPS_WRITE_PPK0_SHA3_HASH should have TRUE value. While writing SHA2 hash, length should be 64 characters long XSK_EFUSEPS_PPK0_IS_SHA3 macro has to be made FALSE. While writing SHA3 hash, length should be 96 characters long and XSK_EFUSEPS_PPK0_IS_SHA3 macro should be made TRUE

PPK1 Keys and Related Parameters

The following table shows the PPK1 keys and related parameters.

Parameter Name	Description
XSK_EFUSEPS_WRITE_PPK1_SHA3_HASH	Default = FALSE TRUE will burn PPK1 sha3 hash provided in XSK_EFUSEPS_PPK1_SHA3_HASH. FALSE will ignore the hash provided in XSK_EFUSEPS_PPK1_SHA3_HASH.
XSK_EFUSEPS_PPK1_IS_SHA3	Default = TRUE TRUE XSK_EFUSEPS_PPK1_SHA3_HASH should be of string length 96 it specifies that PPK1 is used to program SHA3 hash. FALSE XSK_EFUSEPS_PPK1_SHA3_HASH should be of string length 64 it specifies that PPK1 is used to program SHA2 hash.

Parameter Name	Description
XSK_EFUSEPS_PPK1_HASH	Default = 00000000000000000000000000000000 00000000000000000000000000000000 The value mentioned in this will be converted to hex buffer and written into the Zynq UltraScale+ MPSoC PS eFUSE array when write API used. This value should be given in string format. It should be 64 or 96 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn PPK1 hash. Note that,for writing the PPK11 hash, XSK_EFUSEPS_WRITE_PPK1_SHA3_HASH should have TRUE value. By default, PPK1 hash will be provided with 64 character length to program PPK1 hash with sha2 hash so XSK_EFUSEPS_PPK1_IS_SHA3 also will be in FALSE state. But to program PPK1 hash with SHA3 hash make XSK_EFUSEPS_PPK1_IS_SHA3 to TRUE and provide sha3 hash of length 96 characters XSK_EFUSEPS_PPK1_HASH so that one can program sha3 hash.

SPK ID and Related Parameters

The following table shows the SPK ID and related parameters.

Parameter Name	Description
XSK_EFUSEPS_WRITE_SPKID	Default = FALSE TRUE will burn SPKID provided in XSK_EFUSEPS_SPK_ID. FALSE will ignore the hash provided in XSK_EFUSEPS_SPK_ID.
XSK_EFUSEPS_SPK_ID	Default = 00000000 The value mentioned in this will be converted to hex buffer and written into the Zynq UltraScale+ MPSoC PS eFUSE array when write API used. This value should be given in string format. It should be 8 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn SPK ID. Note For writing the SPK ID, XSK_EFUSEPS_WRITE_SPKID should have TRUE value.

Note

PPK hash should be unmodified hash generated by bootgen. Single bit programming is allowed for User FUSEs (0 to 7), if you specify a value that tries to set a bit that was previously programmed to 1 back to 0, you will get an error. you have to provide already programmed bits also along with new requests.

Zynq UltraScale+ MPSoC User-Configurable PS BBRAM Parameters

The table below lists the AES and user key parameters.

Parameter Name	Description
XSK_ZYNQMP_BBRAMPS_AES_KEY	Default = 00000000000000000000000000000000 00000000000000000000000000000000 AES key (in HEX) that must be programmed into BBRAM.
XSK_ZYNQMP_BBRAMPS_AES_KEY_LEN_IN_BYTES	Default = 32. Length of AES key in bytes.
XSK_ZYNQMP_BBRAMPS_AES_KEY_LEN_IN_BITS	Default = 256. Length of AES key in bits.
XSK_ZYNQMP_BBRAMPS_AES_KEY_STR_LEN	Default = 64. String length of the AES key.

Zynq UltraScale+ MPSoC User-Configurable PS PUF Parameters

The table below lists the user-configurable PS PUF parameters for Zynq UltraScale+ MPSoC devices.

Macro Name	Description
XSK_PUF_INFO_ON_UART	Default = FALSE TRUE will display syndrome data on UART com port FALSE will display any data on UART com port.
XSK_PUF_PROGRAM_EFUSE	Default = FALSE TRUE will program the generated syndrome data, CHash and Auxilary values, Black key. FALSE will not program data into eFUSE.
XSK_PUF_IF_CONTRACT_MANUFACTURER	Default = FALSE This should be enabled when application is hand over to contract manufacturer. TRUE will allow only authenticated application. FALSE authentication is not mandatory.
XSK_PUF_REG_MODE	Default = XSK_PUF_MODE4K PUF registration is performed in 4K mode. For only understanding it is provided in this file, but user is not supposed to modify this.

Macro Name	Description
XSK_PUF_READ_SECUREBITS	Default = FALSE TRUE will read status of the puf secure bits from eFUSE and will be displayed on UART. FALSE will not read secure bits.
XSK_PUF_PROGRAM_SECUREBITS	Default = FALSE TRUE will program PUF secure bits based on the user input provided at XSK_PUF_SYN_INVALID, XSK_PUF_SYN_WRLK and XSK_PUF_REGISTER_DISABLE. FALSE will not program any PUF secure bits.
XSK_PUF_SYN_INVALID	Default = FALSE TRUE will permanently invalidate the already programmed syndrome data. FALSE will not modify anything
XSK_PUF_SYN_WRLK	Default = FALSE TRUE will permanently disable programming syndrome data into eFUSE. FALSE will not modify anything.
XSK_PUF_REGISTER_DISABLE	Default = FALSE TRUE permanently does not allow PUF syndrome data registration. FALSE will not modify anything.
XSK_PUF_RESERVED	Default = FALSE TRUE programs this reserved eFUSE bit. FALSE will not modify anything.
XSK_PUF_AES_KEY	Default = 00 The value mentioned in this will be converted to hex buffer and encrypts this with PUF helper data and generates a black key and written into the Zynq UltraScale+ MPSoC PS eFUSE array when XSK_PUF_PROGRAM_EFUSE macro is TRUE. This value should be given in string format. It should be 64 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string and will not burn AES Key. Note Provided here should be red key and application calculates the black key and programs into eFUSE if XSK_PUF_PROGRAM_EFUSE macro is TRUE. To avoid programming eFUSE results can be displayed on UART com port by making XSK_PUF_INFO_ON_UART to TRUE.

Macro Name	Description
XSK_PUF_BLACK_KEY_IV	<p>Default = 000000000000000000000000</p> <p>The value mentioned here will be converted to hex buffer. This is Initialization vector(IV) which is used to generated black key with provided AES key and generated PUF key.</p> <p>This value should be given in string format. It should be 24 characters long, valid characters are 0-9,a-f,A-F. Any other character is considered as invalid string.</p>

Error Codes

Overview

The application error code is 32 bits long.
For example, if the error code for PS is 0x8A05:

- 0x8A indicates that a write error has occurred while writing RSA Authentication bit.
- 0x05 indicates that write error is due to the write temperature out of range.

Applications have the following options on how to show error status. Both of these methods of conveying the status are implemented by default. However, UART is required to be present and initialized for status to be displayed through UART.

- Send the error code through UART pins
 - Write the error code in the reboot status register
-

Modules

- [PL eFUSE Error Codes](#)
 - [PS eFUSE Error Codes](#)
 - [Zynq UltraScale+ MPSoC BBRAM PS Error Codes](#)
-

PL eFUSE Error Codes

XSK_EFUSEPL_ERROR_NONE 0
No error.

XSK_EFUSEPL_ERROR_ROW_NOT_ZERO 0x10
Row is not zero.

XSK_EFUSEPL_ERROR_READ_ROW_OUT_OF_RANGE 0x11
Read Row is out of range.

XSK_EFUSEPL_ERROR_READ_MARGIN_OUT_OF_RANGE 0x12
Read Margin is out of range.

XSK_EFUSEPL_ERROR_READ_BUFFER_NULL 0x13
No buffer for read.

XSK_EFUSEPL_ERROR_READ_BIT_VALUE_NOT_SET	0x14	Read bit not set.
XSK_EFUSEPL_ERROR_READ_BIT_OUT_OF_RANGE	0x15	Read bit is out of range.
XSK_EFUSEPL_ERROR_READ_TEMPERATURE_OUT_OF_RANGE	0x16	Temperature obtained from XADC is out of range to read.
XSK_EFUSEPL_ERROR_READ_VCCAUX_VOLTAGE_OUT_OF_RANGE	0x17	VCCAUX obtained from XADC is out of range to read.
XSK_EFUSEPL_ERROR_READ_VCCINT_VOLTAGE_OUT_OF_RANGE	0x18	VCCINT obtained from XADC is out of range to read.
XSK_EFUSEPL_ERROR_WRITE_ROW_OUT_OF_RANGE	0x19	To write row is out of range.
XSK_EFUSEPL_ERROR_WRITE_BIT_OUT_OF_RANGE	0x1A	To read bit is out of range.
XSK_EFUSEPL_ERROR_WRITE_TEMPERATURE_OUT_OF_RANGE	0x1B	To eFUSE write Temperature obtained from XADC is out of range.
XSK_EFUSEPL_ERROR_WRITE_VCCAUX_VOLTAGE_OUT_OF_RANGE	0x1C	To write eFUSE VCCAUX obtained from XADC is out of range.
XSK_EFUSEPL_ERROR_WRITE_VCCINT_VOLTAGE_OUT_OF_RANGE	0x1D	To write into eFUSE VCCINT obtained from XADC is out of range.
XSK_EFUSEPL_ERROR_FUSE_CNTRL_WRITE_DISABLED	0x1E	Fuse control write is disabled.
XSK_EFUSEPL_ERROR_CNTRL_WRITE_BUFFER_NULL	0x1F	Buffer pointer that is supposed to contain control data is null.
XSK_EFUSEPL_ERROR_NOT_VALID_KEY_LENGTH	0x20	Key length invalid.
XSK_EFUSEPL_ERROR_ZERO_KEY_LENGTH	0x21	Key length zero.
XSK_EFUSEPL_ERROR_NOT_VALID_KEY_CHAR	0x22	Invalid key characters.
XSK_EFUSEPL_ERROR_NULL_KEY	0x23	Null key.
XSK_EFUSEPL_ERROR_FUSE_SEC_WRITE_DISABLED	0x24	Secure bits write is disabled.
XSK_EFUSEPL_ERROR_FUSE_SEC_READ_DISABLED	0x25	Secure bits reading is disabled.
XSK_EFUSEPL_ERROR_SEC_WRITE_BUFFER_NULL	0x26	Buffer to write into secure block is NULL.
XSK_EFUSEPL_ERROR_READ_PAGE_OUT_OF_RANGE	0x27	Page is out of range.
XSK_EFUSEPL_ERROR_FUSE_ROW_RANGE	0x28	Row is out of range.

<i>XSK_EFUSEPL_ERROR_IN_PROGRAMMING_ROW</i>	0x29
Error programming fuse row.	
<i>XSK_EFUSEPL_ERROR_PRGRMG_ROWS_NOT_EMPTY</i>	0x2A
Error when tried to program non Zero rows of eFUSE.	
<i>XSK_EFUSEPL_ERROR_HWM_TIMEOUT</i>	0x80
Error when hardware module is exceeded the time for programming eFUSE.	
<i>XSK_EFUSEPL_ERROR_USER_FUSE_REVERT</i>	0x90
Error occurs when user requests to revert already programmed user eFUSE bit.	
<i>XSK_EFUSEPL_ERROR_KEY_VALIDATION</i>	0xF000
Invalid key.	
<i>XSK_EFUSEPL_ERROR_PL_STRUCT_NULL</i>	0x1000
Null PL structure.	
<i>XSK_EFUSEPL_ERROR_JTAG_SERVER_INIT</i>	0x1100
JTAG server initialization error.	
<i>XSK_EFUSEPL_ERROR_READING_FUSE_CNTRL</i>	0x1200
Error reading fuse control.	
<i>XSK_EFUSEPL_ERROR_DATA_PROGRAMMING_NOT_ALLOWED</i>	0x1300
Data programming not allowed.	
<i>XSK_EFUSEPL_ERROR_FUSE_CTRL_WRITE_NOT_ALLOWED</i>	0x1400
Fuse control write is disabled.	
<i>XSK_EFUSEPL_ERROR_READING_FUSE_AES_ROW</i>	0x1500
Error reading fuse AES row.	
<i>XSK_EFUSEPL_ERROR_AES_ROW_NOT_EMPTY</i>	0x1600
AES row is not empty.	
<i>XSK_EFUSEPL_ERROR_PROGRAMMING_FUSE_AES_ROW</i>	0x1700
Error programming fuse AES row.	
<i>XSK_EFUSEPL_ERROR_READING_FUSE_USER_DATA_ROW</i>	0x1800
Error reading fuse user row.	
<i>XSK_EFUSEPL_ERROR_USER_DATA_ROW_NOT_EMPTY</i>	0x1900
User row is not empty.	
<i>XSK_EFUSEPL_ERROR_PROGRAMMING_FUSE_DATA_ROW</i>	0x1A00
Error programming fuse user row.	
<i>XSK_EFUSEPL_ERROR_PROGRAMMING_FUSE_CNTRL_ROW</i>	0x1B00
Error programming fuse control row.	
<i>XSK_EFUSEPL_ERROR_XADC</i>	0x1C00
XADC error.	
<i>XSK_EFUSEPL_ERROR_INVALID_REF_CLK</i>	0x3000
Invalid reference clock.	
<i>XSK_EFUSEPL_ERROR_FUSE_SEC_WRITE_NOT_ALLOWED</i>	0x1D00
Error in programming secure block.	
<i>XSK_EFUSEPL_ERROR_READING_FUSE_STATUS</i>	0x1E00
Error in reading FUSE status.	

<i>XSK_EFUSEPL_ERROR_FUSE_BUSY</i>	0x1F00
Fuse busy.	
<i>XSK_EFUSEPL_ERROR_READING_FUSE_RSA_ROW</i>	0x2000
Error in reading FUSE RSA block.	
<i>XSK_EFUSEPL_ERROR_TIMER_INITIALISE_ULTRA</i>	0x2200
Error in initiating Timer.	
<i>XSK_EFUSEPL_ERROR_READING_FUSE_SEC</i>	0x2300
Error in reading FUSE secure bits.	
<i>XSK_EFUSEPL_ERROR_PRGRMG_FUSE_SEC_ROW</i>	0x2500
Error in programming Secure bits of efuse.	
<i>XSK_EFUSEPL_ERROR_PRGRMG_USER_KEY</i>	0x4000
Error in programming 32 bit user key.	
<i>XSK_EFUSEPL_ERROR_PRGRMG_128BIT_USER_KEY</i>	0x5000
Error in programming 128 bit User key.	
<i>XSK_EFUSEPL_ERROR_PRGRMG_RSA_HASH</i>	0x8000
Error in programming RSA hash.	

PS eFUSE Error Codes

<i>XSK_EFUSEPS_ERROR_NONE</i>	0
No error.	
<i>XSK_EFUSEPS_ERROR_ADDRESS_XIL_RESTRICTED</i>	0x01
Address is restricted.	
<i>XSK_EFUSEPS_ERROR_READ_TEMPERATURE_OUT_OF_RANGE</i>	0x02
Temperature obtained from XADC is out of range.	
<i>XSK_EFUSEPS_ERROR_READ_VCCPAUX_VOLTAGE_OUT_OF_RANGE</i>	0x03
VCCAUX obtained from XADC is out of range.	
<i>XSK_EFUSEPS_ERROR_READ_VCCPINT_VOLTAGE_OUT_OF_RANGE</i>	0x04
VCCINT obtained from XADC is out of range.	
<i>XSK_EFUSEPS_ERROR_WRITE_TEMPERATURE_OUT_OF_RANGE</i>	0x05
Temperature obtained from XADC is out of range.	
<i>XSK_EFUSEPS_ERROR_WRITE_VCCPAUX_VOLTAGE_OUT_OF_RANGE</i>	0x06
VCCAUX obtained from XADC is out of range.	
<i>XSK_EFUSEPS_ERROR_WRITE_VCCPINT_VOLTAGE_OUT_OF_RANGE</i>	0x07
VCCINT obtained from XADC is out of range.	
<i>XSK_EFUSEPS_ERROR_VERIFICATION</i>	0x08
Verification error.	
<i>XSK_EFUSEPS_ERROR_RSA_HASH_ALREADY_PROGRAMMED</i>	0x09
RSA hash was already programmed.	
<i>XSK_EFUSEPS_ERROR_CONTROLLER_MODE</i>	0x0A
Controller mode error	
<i>XSK_EFUSEPS_ERROR_REF_CLOCK</i>	0x0B
Reference clock not between 20 to 60MHz	

<i>XSK_EFUSEPS_ERROR_READ_MODE</i>	0x0C
Not supported read mode	
<i>XSK_EFUSEPS_ERROR_XADC_CONFIG</i>	0x0D
XADC configuration error.	
<i>XSK_EFUSEPS_ERROR_XADC_INITIALIZE</i>	0x0E
XADC initialization error.	
<i>XSK_EFUSEPS_ERROR_XADC_SELF_TEST</i>	0x0F
XADC self-test failed.	
<i>XSK_EFUSEPS_ERROR_PARAMETER_NULL</i>	0x10
Passed parameter null.	
<i>XSK_EFUSEPS_ERROR_STRING_INVALID</i>	0x20
Passed string is invalid.	
<i>XSK_EFUSEPS_ERROR_AES_ALREADY_PROGRAMMED</i>	0x12
AES key is already programmed.	
<i>XSK_EFUSEPS_ERROR_SPKID_ALREADY_PROGRAMMED</i>	0x13
SPK ID is already programmed.	
<i>XSK_EFUSEPS_ERROR_PPK0_HASH_ALREADY_PROGRAMMED</i>	0x14
PPK0 hash is already programmed.	
<i>XSK_EFUSEPS_ERROR_PPK1_HASH_ALREADY_PROGRAMMED</i>	0x15
PPK1 hash is already programmed.	
<i>XSK_EFUSEPS_ERROR_IN_TBIT_PATTERN</i>	0x16
Error in TBITS pattern .	
<i>XSK_EFUSEPS_ERROR_PROGRAMMING</i>	0x00A0
Error in programming eFUSE.	
<i>XSK_EFUSEPS_ERROR_READ</i>	0x00B0
Error in reading.	
<i>XSK_EFUSEPS_ERROR_BYTES_REQUEST</i>	0x00C0
Error in requested byte count.	
<i>XSK_EFUSEPS_ERROR_RESRVD_BITS_PRGRMG</i>	0x00D0
Error in programming reserved bits.	
<i>XSK_EFUSEPS_ERROR_ADDR_ACCESS</i>	0x00E0
Error in accessing requested address.	
<i>XSK_EFUSEPS_ERROR_READ_NOT_DONE</i>	0x00F0
Read not done	
<i>XSK_EFUSEPS_ERROR_PS_STRUCT_NULL</i>	0x8100
PS structure pointer is null.	
<i>XSK_EFUSEPS_ERROR_XADC_INIT</i>	0x8200
XADC initialization error.	
<i>XSK_EFUSEPS_ERROR_CONTROLLER_LOCK</i>	0x8300
PS eFUSE controller is locked.	
<i>XSK_EFUSEPS_ERROR_EFUSE_WRITE_PROTECTED</i>	0x8400
PS eFUSE is write protected.	

<i>XSK_EFUSEPS_ERROR_CONTROLLER_CONFIG</i>	0x8500
Controller configuration error.	
<i>XSK_EFUSEPS_ERROR_PS_PARAMETER_WRONG</i>	0x8600
PS eFUSE parameter is not TRUE/FALSE.	
<i>XSK_EFUSEPS_ERROR_WRITE_128K_CRC_BIT</i>	0x9100
Error in enabling 128K CRC.	
<i>XSK_EFUSEPS_ERROR_WRITE_NONSECURE_INITB_BIT</i>	0x9200
Error in programming NON secure bit.	
<i>XSK_EFUSEPS_ERROR_WRITE_UART_STATUS_BIT</i>	0x9300
Error in writing UART status bit.	
<i>XSK_EFUSEPS_ERROR_WRITE_RSA_HASH</i>	0x9400
Error in writing RSA key.	
<i>XSK_EFUSEPS_ERROR_WRITE_RSA_AUTH_BIT</i>	0x9500
Error in enabling RSA authentication bit.	
<i>XSK_EFUSEPS_ERROR_WRITE_WRITE_PROTECT_BIT</i>	0x9600
Error in writing write-protect bit.	
<i>XSK_EFUSEPS_ERROR_READ_HASH_BEFORE_PROGRAMMING</i>	0x9700
Check RSA key before trying to program.	
<i>XSK_EFUSEPS_ERROR_WRTIE_DFT_JTAG_DIS_BIT</i>	0x9800
Error in programming DFT JTAG disable bit.	
<i>XSK_EFUSEPS_ERROR_WRTIE_DFT_MODE_DIS_BIT</i>	0x9900
Error in programming DFT MODE disable bit.	
<i>XSK_EFUSEPS_ERROR_WRTIE_AES_CRC_LK_BIT</i>	0x9A00
Error in enabling AES's CRC check lock.	
<i>XSK_EFUSEPS_ERROR_WRTIE_AES_WR_LK_BIT</i>	0x9B00
Error in programming AES write lock bit.	
<i>XSK_EFUSEPS_ERROR_WRTIE_USE_AESONLY_EN_BIT</i>	0x9C00
Error in programming use AES only bit.	
<i>XSK_EFUSEPS_ERROR_WRTIE_BBRAM_DIS_BIT</i>	0x9D00
Error in programming BBRAM disable bit.	
<i>XSK_EFUSEPS_ERROR_WRTIE_PMU_ERR_DIS_BIT</i>	0x9E00
Error in programming PMU error disable bit.	
<i>XSK_EFUSEPS_ERROR_WRTIE_JTAG_DIS_BIT</i>	0x9F00
Error in programming JTAG disable bit.	
<i>XSK_EFUSEPS_ERROR_READ_RSA_HASH</i>	0xA100
Error in reading RSA key.	
<i>XSK_EFUSEPS_ERROR_WRONG_TBIT_PATTERN</i>	0xA200
Error in programming TBIT pattern.	
<i>XSK_EFUSEPS_ERROR_WRITE_AES_KEY</i>	0xA300
Error in programming AES key.	
<i>XSK_EFUSEPS_ERROR_WRITE_SPK_ID</i>	0xA400
Error in programming SPK ID.	

<i>XSK_EFUSEPS_ERROR_WRITE_USER_KEY</i>	0xA500
Error in programming USER key.	
<i>XSK_EFUSEPS_ERROR_WRITE_PPK0_HASH</i>	0xA600
Error in programming PPK0 hash.	
<i>XSK_EFUSEPS_ERROR_WRITE_PPK1_HASH</i>	0xA700
Error in programming PPK1 hash.	
<i>XSK_EFUSEPS_ERROR_WRITE_USER0_FUSE</i>	0xC000
Error in programming USER 0 Fuses.	
<i>XSK_EFUSEPS_ERROR_WRITE_USER1_FUSE</i>	0xC100
Error in programming USER 1 Fuses.	
<i>XSK_EFUSEPS_ERROR_WRITE_USER2_FUSE</i>	0xC200
Error in programming USER 2 Fuses.	
<i>XSK_EFUSEPS_ERROR_WRITE_USER3_FUSE</i>	0xC300
Error in programming USER 3 Fuses.	
<i>XSK_EFUSEPS_ERROR_WRITE_USER4_FUSE</i>	0xC400
Error in programming USER 4 Fuses.	
<i>XSK_EFUSEPS_ERROR_WRITE_USER5_FUSE</i>	0xC500
Error in programming USER 5 Fuses.	
<i>XSK_EFUSEPS_ERROR_WRITE_USER6_FUSE</i>	0xC600
Error in programming USER 6 Fuses.	
<i>XSK_EFUSEPS_ERROR_WRITE_USER7_FUSE</i>	0xC700
Error in programming USER 7 Fuses.	
<i>XSK_EFUSEPS_ERROR_WRTIE_USER0_LK_BIT</i>	0xC800
Error in programming USER 0 fuses lock bit.	
<i>XSK_EFUSEPS_ERROR_WRTIE_USER1_LK_BIT</i>	0xC900
Error in programming USER 1 fuses lock bit.	
<i>XSK_EFUSEPS_ERROR_WRTIE_USER2_LK_BIT</i>	0xCA00
Error in programming USER 2 fuses lock bit.	
<i>XSK_EFUSEPS_ERROR_WRTIE_USER3_LK_BIT</i>	0xCB00
Error in programming USER 3 fuses lock bit.	
<i>XSK_EFUSEPS_ERROR_WRTIE_USER4_LK_BIT</i>	0xCC00
Error in programming USER 4 fuses lock bit.	
<i>XSK_EFUSEPS_ERROR_WRTIE_USER5_LK_BIT</i>	0xCD00
Error in programming USER 5 fuses lock bit.	
<i>XSK_EFUSEPS_ERROR_WRTIE_USER6_LK_BIT</i>	0xCE00
Error in programming USER 6 fuses lock bit.	
<i>XSK_EFUSEPS_ERROR_WRTIE_USER7_LK_BIT</i>	0xCF00
Error in programming USER 7 fuses lock bit.	
<i>XSK_EFUSEPS_ERROR_WRTIE_PROG_GATE0_DIS_BIT</i>	0xD000
Error in programming PROG_GATE0 disabling bit.	
<i>XSK_EFUSEPS_ERROR_WRTIE_PROG_GATE1_DIS_BIT</i>	0xD100
Error in programming PROG_GATE1 disabling bit.	

<i>XSK_EFUSEPS_ERROR_WRTIE_PROG_GATE2_DIS_BIT</i>	0xD200	Error in programming PROG_GATE2 disabling bit.
<i>XSK_EFUSEPS_ERROR_WRTIE_SEC_LOCK_BIT</i>	0xD300	Error in programming SEC_LOCK bit.
<i>XSK_EFUSEPS_ERROR_WRTIE_PPK0_WR_LK_BIT</i>	0xD400	Error in programming PPK0 write lock bit.
<i>XSK_EFUSEPS_ERROR_WRTIE_PPK0_RVK_BIT</i>	0xD500	Error in programming PPK0 revoke bit.
<i>XSK_EFUSEPS_ERROR_WRTIE_PPK1_WR_LK_BIT</i>	0xD600	Error in programming PPK1 write lock bit.
<i>XSK_EFUSEPS_ERROR_WRTIE_PPK1_RVK_BIT</i>	0xD700	Error in programming PPK0 revoke bit.
<i>XSK_EFUSEPS_ERROR_WRITE_PUF_SYN_INVLD</i>	0xD800	Error while programming the PUF syndrome invalidate bit.
<i>XSK_EFUSEPS_ERROR_WRITE_PUF_SYN_WRLK</i>	0xD900	Error while programming Syndrome write lock bit.
<i>XSK_EFUSEPS_ERROR_WRITE_PUF_SYN_REG_DIS</i>	0xDA00	Error while programming PUF syndrome register disable bit.
<i>XSK_EFUSEPS_ERROR_WRITE_PUF_RESERVED_BIT</i>	0xDB00	Error while programming PUF reserved bit.
<i>XSK_EFUSEPS_ERROR_WRITE_LBIST_EN_BIT</i>	0xDC00	Error while programming LBIST enable bit.
<i>XSK_EFUSEPS_ERROR_WRITE_LPD_SC_EN_BIT</i>	0xDD00	Error while programming LPD SC enable bit.
<i>XSK_EFUSEPS_ERROR_WRITE_FPD_SC_EN_BIT</i>	0xDE00	Error while programming FPD SC enable bit.
<i>XSK_EFUSEPS_ERROR_WRITE_PBR_BOOT_ERR_BIT</i>	0xDF00	Error while programming PBR boot error bit.
<i>XSK_EFUSEPS_ERROR_PUF_INVALID_REG_MODE</i>	0xE000	Error when PUF registration is requested with invalid registration mode.
<i>XSK_EFUSEPS_ERROR_PUF_REG_WO_AUTH</i>	0xE100	Error when write not allowed without authentication enabled.
<i>XSK_EFUSEPS_ERROR_PUF_REG_DISABLED</i>	0xE200	Error when trying to do PUF registration and when PUF registration is disabled.
<i>XSK_EFUSEPS_ERROR_PUF_INVALID_REQUEST</i>	0xE300	Error when an invalid mode is requested.
<i>XSK_EFUSEPS_ERROR_PUF_DATA_ALREADY_PROGRAMMED</i>	0xE400	Error when PUF is already programmed in eFUSE.
<i>XSK_EFUSEPS_ERROR_PUF_DATA_OVERFLOW</i>	0xE500	Error when an over flow occurs.
<i>XSK_EFUSEPS_ERROR_SPKID_BIT_CANT_REVERT</i>	0xE600	Already programmed SPKID bit cannot be reverted

- XSK_EFUSEPS_ERROR_PUF_DATA_UNDERFLOW** 0xE700
Error when an under flow occurs.
- XSK_EFUSEPS_ERROR_PUF_TIMEOUT** 0xE800
Error when an PUF generation timedout.
- XSK_EFUSEPS_ERROR_PUF_ACCESS** 0xE900
Error when an PUF Access violation.
- XSK_EFUSEPS_ERROR_CMPLTD_EFUSE_PRGRM_WITH_ERR** 0x10000
eFUSE programming is completed with temp and vol read errors.
- XSK_EFUSEPS_ERROR_CACHE_LOAD** 0x20000U
Error in re-loading CACHE.
- XSK_EFUSEPS_ERROR_FUSE_PROTECTED** 0x00080000
Requested eFUSE is write protected.
- XSK_EFUSEPS_ERROR_USER_BIT_CANT_REVERT** 0x00800000
Already programmed user FUSE bit cannot be reverted.
- XSK_EFUSEPS_ERROR_BEFORE_PROGRAMMING** 0x08000000U
Error occurred before programming.

Zynq UltraScale+ MPSoC BBRAM PS Error Codes

- XSK_ZYNQMP_BBRAMPS_ERROR_NONE** 0
No error.
- XSK_ZYNQMP_BBRAMPS_ERROR_IN_PRGRMG_ENABLE** 0x010
If this error is occurred programming is not possible.
- XSK_ZYNQMP_BBRAMPS_ERROR_IN_ZEROISE** 0x20
zeroize bbram is failed.
- XSK_ZYNQMP_BBRAMPS_ERROR_IN_CRC_CHECK** 0xB000
If this error is occurred programming is done but CRC check is failed.
- XSK_ZYNQMP_BBRAMPS_ERROR_IN_PRGRMG** 0xC000
programming of key is failed.
- XSK_ZYNQMP_BBRAMPS_ERROR_IN_WRITE_CRC** 0xE800
error write CRC value.

Status Codes

For Zynq® and UltraScale™, the status in the `xilskey_efuse_example.c` file is conveyed through a UART or reboot status register in the following format: `0xYYYYZZZZ`, where:

- `YYYY` represents the PS eFUSE Status.
- `ZZZZ` represents the PL eFUSE Status.

The table below lists the status codes.

Status Code Values	Description
<code>0x0000ZZZZ</code>	Represents PS eFUSE is successful and PL eFUSE process returned with error.
<code>0xYYYY0000</code>	Represents PL eFUSE is successful and PS eFUSE process returned with error.
<code>0xFFFF0000</code>	Represents PS eFUSE is not initiated and PL eFUSE is successful.
<code>0x0000FFFF</code>	Represents PL eFUSE is not initiated and PS eFUSE is successful.
<code>0xFFFFZZZZ</code>	Represents PS eFUSE is not initiated and PL eFUSE is process returned with error.
<code>0xYYYYFFFF</code>	Represents PL eFUSE is not initiated and PS eFUSE is process returned with error.

For Zynq UltraScale+ MPSoC, the status in the `xilskey_bbramps_zynqmp_example.c`, `xilskey_puf_registration.c` and `xilskey_efuseps_zynqmp_example.c` files is conveyed as 32 bit error code. Where Zero represents that no error has occurred and if the value is other than Zero, a 32 bit error code is returned.

Procedures

This chapter provides detailed descriptions of the various procedures.

Zynq eFUSE Writing Procedure Running from DDR as an Application

This sequence is same as the existing flow described below.

1. Provide the required inputs in `xilskey_input.h`, then compile the SDK project.
2. Take the latest FSBL (ELF), stitch the `<output>.elf` generated to it (using the `bootgen` utility), and generate a bootable image.
3. Write the generated binary image into the flash device (for example: QSPI, NAND).
4. To burn the eFUSE key bits, execute the image.

Zynq eFUSE Driver Compilation Procedure for OCM

The procedure is as follows:

1. Open the linker script (`lscript.ld`) in the SDK project.
2. Map all the chapters to point to `ps7_ram_0_S_AXI_BASEADDR` instead of `ps7_ddr_0_S_AXI_BASEADDR`. For example, Click the Memory Region tab for the `.text` chapter and select `ps7_ram_0_S_AXI_BASEADDR` from the drop-down list.
3. Copy the `ps7_init.c` and `ps7_init.h` files from the `hw_platform` folder into the example folder.
4. In `xilskey_efuse_example.c`, un-comment the code that calls the `ps7_init()` routine.
5. Compile the project.
The `<Project name>.elf` file is generated and is executed out of OCM.

When executed, this example displays the success/failure of the eFUSE application in a display message via UART (if UART is present and initialized) or the reboot status register.

UltraScale eFUSE Access Procedure

The procedure is as follows:

1. After providing the required inputs in `xilskey_input.h`, compile the project.
2. Generate a memory mapped interface file using TCL command `write_mem_info`

```
$Outfilename
```

3. Update memory has to be done using the tcl command `updatemem`.

```
updatemem -meminfo $file.mmi -data $Outfilename.elf -bit $design.bit  
-proc design_1_i/microblaze_0 -out $Final.bit
```

4. Program the board using `$Final.bit` bitstream.
5. Output can be seen in UART terminal.

UltraScale BBRAM Access Procedure

The procedure is as follows:

1. After providing the required inputs in the `xilskey_bbram_ultrascale_input.h'` file, compile the project.
2. Generate a memory mapped interface file using TCL command

```
write_mem_info $Outfilename
```

3. Update memory has to be done using the tcl command `updatemem`:

```
updatemem -meminfo $file.mmi -data $Outfilename.elf -bit $design.bit  
-proc design_1_i/microblaze_0 -out $Final.bit
```

4. Program the board using `$Final.bit` bitstream.
5. Output can be seen in UART terminal.



XiIPM Library v3.0

XilPM Zynq UltraScale+ MPSoC APIs

Overview

Xilinx Power Management (XilPM) provides Embedded Energy Management Interface (EEMI) APIs for power management on Zynq® UltraScale+™ MPSoC. For more details about EEMI, see the Embedded Energy Management Interface (EEMI) API User Guide (UG1200).

Modules

- [Error Status](#)
-

Data Structures

- struct [XPm_Notifier](#)
 - struct [XPm_NodeStatus](#)
-

Enumerations

- enum [XPmApild](#)
- enum [XPmApiCbld](#)
- enum [XPmNodeld](#)
- enum [XPmRequestAck](#)
- enum [XPmAbortReason](#)
- enum [XPmSuspendReason](#)
- enum [XPmRamState](#)
- enum [XPmOpCharType](#)
- enum [XPmBootStatus](#)
- enum [XPmResetAction](#)
- enum [XPmReset](#)
- enum [XPmNotifyEvent](#)
- enum [XPmClock](#)

Functions

- XStatus [XPm_InitXilpm](#) (XlpiPsu *lpiInst)
- void [XPm_SuspendFinalize](#) (void)
- enum [XPmBootStatus](#) [XPm_GetBootStatus](#) (void)
- XStatus [XPm_RequestSuspend](#) (const enum [XPmNodeId](#) target, const enum [XPmRequestAck](#) ack, const u32 latency, const u8 state)
- XStatus [XPm_SelfSuspend](#) (const enum [XPmNodeId](#) nid, const u32 latency, const u8 state, const u64 address)
- XStatus [XPm_ForcePowerDown](#) (const enum [XPmNodeId](#) target, const enum [XPmRequestAck](#) ack)
- XStatus [XPm_AbortSuspend](#) (const enum [XPmAbortReason](#) reason)
- XStatus [XPm_RequestWakeUp](#) (const enum [XPmNodeId](#) target, const bool setAddress, const u64 address, const enum [XPmRequestAck](#) ack)
- XStatus [XPm_SetWakeUpSource](#) (const enum [XPmNodeId](#) target, const enum [XPmNodeId](#) wkup_node, const u8 enable)
- XStatus [XPm_SystemShutdown](#) (u32 type, u32 subtype)
- XStatus [XPm_SetConfiguration](#) (const u32 address)
- XStatus [XPm_InitFinalize](#) (void)
- void [XPm_InitSuspendCb](#) (const enum [XPmSuspendReason](#) reason, const u32 latency, const u32 state, const u32 timeout)
- void [XPm_AcknowledgeCb](#) (const enum [XPmNodeId](#) node, const XStatus status, const u32 oppoint)
- void [XPm_NotifyCb](#) (const enum [XPmNodeId](#) node, const enum [XPmNotifyEvent](#) event, const u32 oppoint)
- XStatus [XPm_RequestNode](#) (const enum [XPmNodeId](#) node, const u32 capabilities, const u32 qos, const enum [XPmRequestAck](#) ack)
- XStatus [XPm_ReleaseNode](#) (const enum [XPmNodeId](#) node)
- XStatus [XPm_SetRequirement](#) (const enum [XPmNodeId](#) nid, const u32 capabilities, const u32 qos, const enum [XPmRequestAck](#) ack)
- XStatus [XPm_SetMaxLatency](#) (const enum [XPmNodeId](#) node, const u32 latency)
- XStatus [XPm_GetApiVersion](#) (u32 *version)
- XStatus [XPm_GetNodeStatus](#) (const enum [XPmNodeId](#) node, [XPm_NodeStatus](#) *const nodestatus)
- XStatus [XPm_RegisterNotifier](#) ([XPm_Notifier](#) *const notifier)
- XStatus [XPm_UnregisterNotifier](#) ([XPm_Notifier](#) *const notifier)
- XStatus [XPm_GetOpCharacteristic](#) (const enum [XPmNodeId](#) node, const enum [XPmOpCharType](#) type, u32 *const result)
- XStatus [XPm_ResetAssert](#) (const enum [XPmReset](#) reset, const enum [XPmResetAction](#) resetaction)
- XStatus [XPm_ResetGetStatus](#) (const enum [XPmReset](#) reset, u32 *status)
- XStatus [XPm_MmioWrite](#) (const u32 address, const u32 mask, const u32 value)
- XStatus [XPm_MmioRead](#) (const u32 address, u32 *const value)
- XStatus [XPm_ClockEnable](#) (const enum [XPmClock](#) clock)
- XStatus [XPm_ClockDisable](#) (const enum [XPmClock](#) clock)
- XStatus [XPm_ClockGetStatus](#) (const enum [XPmClock](#) clock, u32 *const status)
- XStatus [XPm_ClockSetDivider](#) (const enum [XPmClock](#) clock, const u32 divider)
- XStatus [XPm_ClockGetDivider](#) (const enum [XPmClock](#) clock, u32 *const divider)

- XStatus [XPm_ClockSetParent](#) (const enum [XPmClock](#) clock, const enum [XPmClock](#) parent)
- XStatus [XPm_ClockGetParent](#) (const enum [XPmClock](#) clock, enum [XPmClock](#) *const parent)
- XStatus [XPm_ClockSetRate](#) (const enum [XPmClock](#) clock, const u32 rate)
- XStatus [XPm_ClockGetRate](#) (const enum [XPmClock](#) clock, u32 *const rate)
- XStatus [XPm_PllSetParameter](#) (const enum [XPmNodeId](#) node, const enum [XPmPllParam](#) parameter, const u32 value)
- XStatus [XPm_PllGetParameter](#) (const enum [XPmNodeId](#) node, const enum [XPmPllParam](#) parameter, u32 *const value)
- XStatus [XPm_PllSetMode](#) (const enum [XPmNodeId](#) node, const enum [XPmPllMode](#) mode)
- XStatus [XPm_PllGetMode](#) (const enum [XPmNodeId](#) node, enum [XPmPllMode](#) *const mode)
- XStatus [XPm_PinCtrlRequest](#) (const u32 pin)
- XStatus [XPm_PinCtrlRelease](#) (const u32 pin)
- XStatus [XPm_PinCtrlSetFunction](#) (const u32 pin, const enum [XPmPinFn](#) fn)
- XStatus [XPm_PinCtrlGetFunction](#) (const u32 pin, enum [XPmPinFn](#) *const fn)
- XStatus [XPm_PinCtrlSetParameter](#) (const u32 pin, const enum [XPmPinParam](#) param, const u32 value)
- XStatus [XPm_PinCtrlGetParameter](#) (const u32 pin, const enum [XPmPinParam](#) param, u32 *const value)

PM Version Number macros

- #define [PM_VERSION_MAJOR](#) 1
- #define [PM_VERSION_MINOR](#) 1
- #define [PM_VERSION](#) (([PM_VERSION_MAJOR](#) << 16) | [PM_VERSION_MINOR](#))

Capabilities for RAM

- #define [PM_CAP_ACCESS](#) 0x1U
- #define [PM_CAP_CONTEXT](#) 0x2U
- #define [PM_CAP_WAKEUP](#) 0x4U

Node default states macros

- #define [NODE_STATE_OFF](#) 0
- #define [NODE_STATE_ON](#) 1

Processor's states macros

- #define [PROC_STATE_FORCEDOFF](#) 0
- #define [PROC_STATE_ACTIVE](#) 1
- #define [PROC_STATE_SLEEP](#) 2
- #define [PROC_STATE_SUSPENDING](#) 3

Maximum Latency/QOS macros

- #define **MAX_LATENCY** (~0U)
- #define **MAX_QOS** 100U

System shutdown/Restart macros

- #define **PMF_SHUTDOWN_TYPE_SHUTDOWN** 0U
- #define **PMF_SHUTDOWN_TYPE_RESET** 1U
- #define **PMF_SHUTDOWN_SUBTYPE_SUBSYSTEM** 0U
- #define **PMF_SHUTDOWN_SUBTYPE_PS_ONLY** 1U
- #define **PMF_SHUTDOWN_SUBTYPE_SYSTEM** 2U

PM API Min and Max macros

- #define **PM_API_MIN** PM_GET_API_VERSION

Payload Packets

Assigning of argument values into array elements. `pause` and `pm_dbg` are used for debugging and should be removed in final version.

- #define **PACK_PAYLOAD**(pl, arg0, arg1, arg2, arg3, arg4, arg5, rsvd)
- #define **PACK_PAYLOAD0**(pl, api_id) **PACK_PAYLOAD**(pl, (api_id), 0U, 0U, 0U, 0U, 0U, 0U)
- #define **PACK_PAYLOAD1**(pl, api_id, arg1) **PACK_PAYLOAD**(pl, (api_id), (arg1), 0U, 0U, 0U, 0U, 0U)
- #define **PACK_PAYLOAD2**(pl, api_id, arg1, arg2) **PACK_PAYLOAD**(pl, (api_id), (arg1), (arg2), 0U, 0U, 0U, 0U)
- #define **PACK_PAYLOAD3**(pl, api_id, arg1, arg2, arg3) **PACK_PAYLOAD**(pl, (api_id), (arg1), (arg2), (arg3), 0U, 0U, 0U)
- #define **PACK_PAYLOAD4**(pl, api_id, arg1, arg2, arg3, arg4) **PACK_PAYLOAD**(pl, (api_id), (arg1), (arg2), (arg3), (arg4), 0U, 0U)
- #define **PACK_PAYLOAD5**(pl, api_id, arg1, arg2, arg3, arg4, arg5) **PACK_PAYLOAD**(pl, (api_id), (arg1), (arg2), (arg3), (arg4), (arg5), 0U)

Data Structure Documentation

struct **XPm_Notifier**

[XPm_Notifier](#) - Notifier structure registered with a callback by app

Data Fields

- void(*const [callback](#))(struct XPm_Ntfier *const notifier)
- enum [XPmNodeId](#) *node*
- enum [XPmNotifyEvent](#) *event*
- u32 [flags](#)
- volatile u32 [oppoint](#)
- volatile u32 [received](#)
- struct XPm_Ntfier * [next](#)

Field Documentation

void(*const [callback](#)) (struct XPm_Ntfier *const notifier) Custom callback handler to be called when the notification is received. The custom handler would execute from interrupt context, it shall return quickly and must not block! (enables event-driven notifications)

enum [XPmNodeId](#) *node* Node argument (the node to receive notifications about)

enum [XPmNotifyEvent](#) *event* Event argument (the event type to receive notifications about)

u32 [flags](#) Flags

volatile u32 [oppoint](#) Operating point of node in question. Contains the value updated when the last event notification is received. User shall not modify this value while the notifier is registered.

volatile u32 [received](#) How many times the notification has been received - to be used by application (enables polling). User shall not modify this value while the notifier is registered.

struct XPm_Ntfier* [next](#) Pointer to next notifier in linked list. Must not be modified while the notifier is registered. User shall not ever modify this value.

struct XPm_NodeStatus

[XPm_NodeStatus](#) - struct containing node status information

Data Fields

- u32 [status](#)
- u32 [requirements](#)
- u32 [usage](#)

Field Documentation

u32 status Node power state

u32 requirements Current requirements asserted on the node (slaves only)

u32 usage Usage information (which master is currently using the slave)

Enumeration Type Documentation

enum XPmApild

APIs for Miscellaneous functions, suspending of PUs, managing PM slaves and Direct control.

enum XPmApiCbld

PM API Callback Id Enum

enum XPmNodeId

PM Node ID Enum

enum XPmRequestAck

PM Acknowledge Request Types

enum XPmAbortReason

PM Abort Reasons Enum

enum XPmSuspendReason

PM Suspend Reasons Enum

enum XPmRamState

PM RAM States Enum

enum XPmOpCharType

PM Operating Characteristic types Enum

enum XPmBootTestStatus

Boot Status Enum

enum XPmResetAction

PM Reset Action types

enum XPmReset

PM Reset Line IDs

enum XPmNotifyEvent

PM Notify Events Enum

enum XPmClock

PM Clock IDs

Function Documentation

XStatus XPm_InitXilpm (XlpiPsu * *IpInst*)

Initialize xilpm library.

Parameters

<i>IpInst</i>	Pointer to IPI driver instance
---------------	--------------------------------

Returns

XST_SUCCESS if successful else XST_FAILURE or an error code or a reason code

Note

None

void XPm_SuspendFinalize (void)

This Function waits for PMU to finish all previous API requests sent by the PU and performs client specific actions to finish suspend procedure (e.g. execution of wfi instruction on A53 and R5 processors).

Note

This function should not return if the suspend procedure is successful.

enum XPmBootStatus XPm_GetBootStatus (void)

This Function returns information about the boot reason. If the boot is not a system startup but a resume, power down request bitfield for this processor will be cleared.

Returns

Returns processor boot status

- PM_RESUME : If the boot reason is because of system resume.
- PM_INITIAL_BOOT : If this boot is the initial system startup.

Note

None

XStatus XPm_RequestSuspend (const enum XPmNodeid *target*, const enum XPmRequestAck *ack*, const u32 *latency*, const u8 *state*)

This function is used by a PU to request suspend of another PU. This call triggers the power management controller to notify the PU identified by 'nodeID' that a suspend has been requested. This will allow said PU to gracefully suspend itself by calling XPm_SelfSuspend for each of its CPU nodes, or else call XPm_AbortSuspend with its PU node as argument and specify the reason.

Parameters

<i>target</i>	Node ID of the PU node to be suspended
<i>ack</i>	Requested acknowledge type
<i>latency</i>	Maximum wake-up latency requirement in us(micro sec)
<i>state</i>	Instead of specifying a maximum latency, a PU can also explicitly request a certain power state.

Returns

XST_SUCCESS if successful else XST_FAILURE or an error code or a reason code

Note

If 'ack' is set to PM_ACK_NON_BLOCKING, the requesting PU will be notified upon completion of suspend or if an error occurred, such as an abort. REQUEST_ACK_BLOCKING is not supported for this command.

XStatus XPm_SelfSuspend (const enum XPmNodeid *nid*, const u32 *latency*, const u8 *state*, const u64 *address*)

This function is used by a CPU to declare that it is about to suspend itself. After the PMU processes this call it will wait for the requesting CPU to complete the suspend procedure and become ready to be put into a sleep state.

Parameters

<i>nid</i>	Node ID of the CPU node to be suspended.
<i>latency</i>	Maximum wake-up latency requirement in us(microsecs)
<i>state</i>	Instead of specifying a maximum latency, a CPU can also explicitly request a certain power state.
<i>address</i>	Address from which to resume when woken up.

Returns

XST_SUCCESS if successful else XST_FAILURE or an error code or a reason code

Note

This is a blocking call, it will return only once PMU has responded

XStatus XPm_ForcePowerDown (const enum XPmNodeId *target*, const enum XPmRequestAck *ack*)

One PU can request a forced poweroff of another PU or its power island or power domain. This can be used for killing an unresponsive PU, in which case all resources of that PU will be automatically released.

Parameters

<i>target</i>	Node ID of the PU node or power island/domain to be powered down.
<i>ack</i>	Requested acknowledge type

Returns

XST_SUCCESS if successful else XST_FAILURE or an error code or a reason code

Note

Force power down may not be requested by a PU for itself.

XStatus XPm_AbortSuspend (const enum XPmAbortReason *reason*)

This function is called by a CPU after a XPm_SelfSuspend call to notify the power management controller that CPU has aborted suspend or in response to an init suspend request when the PU refuses to suspend.

Parameters

<i>reason</i>	Reason code why the suspend can not be performed or completed <ul style="list-style-type: none"> • ABORT_REASON_WKUP_EVENT : local wakeup-event received • ABORT_REASON_PU_BUSY : PU is busy • ABORT_REASON_NO_PWRDN : no external powerdown supported • ABORT_REASON_UNKNOWN : unknown error during suspend procedure
---------------	--

Returns

XST_SUCCESS if successful else XST_FAILURE or an error code or a reason code

Note

Calling PU expects the PMU to abort the initiated suspend procedure. This is a non-blocking call without any acknowledge.

XStatus XPm_RequestWakeUp (const enum XPmNodeId *target*, const bool *setAddress*, const u64 *address*, const enum XPmRequestAck *ack*)

This function can be used to request power up of a CPU node within the same PU, or to power up another PU.

Parameters

<i>target</i>	Node ID of the CPU or PU to be powered/woken up.
<i>setAddress</i>	Specifies whether the start address argument is being passed. <ul style="list-style-type: none"> • 0 : do not set start address • 1 : set start address
<i>address</i>	Address from which to resume when woken up. Will only be used if <i>set_address</i> is 1.
<i>ack</i>	Requested acknowledge type

Returns

XST_SUCCESS if successful else XST_FAILURE or an error code or a reason code

Note

If acknowledge is requested, the calling PU will be notified by the power management controller once the wake-up is completed.

XStatus XPm_SetWakeUpSource (const enum XPmNodeId target, const enum XPmNodeId wkup_node, const u8 enable)

This function is called by a PU to add or remove a wake-up source prior to going to suspend. The list of wake sources for a PU is automatically cleared whenever the PU is woken up or when one of its CPUs aborts the suspend procedure.

Parameters

<i>target</i>	Node ID of the target to be woken up.
<i>wkup_node</i>	Node ID of the wakeup device.
<i>enable</i>	Enable flag: <ul style="list-style-type: none"> • 1 : the wakeup source is added to the list • 0 : the wakeup source is removed from the list

Returns

XST_SUCCESS if successful else XST_FAILURE or an error code or a reason code

Note

Declaring a node as a wakeup source will ensure that the node will not be powered off. It also will cause the PMU to configure the GIC Proxy accordingly if the FPD is powered off.

XStatus XPm_SystemShutdown (u32 type, u32 subtype)

This function can be used by a privileged PU to shut down or restart the complete device.

Parameters

<i>restart</i>	Should the system be restarted automatically? <ul style="list-style-type: none"> • PM_SHUTDOWN : no restart requested, system will be powered off permanently • PM_RESTART : restart is requested, system will go through a full reset
----------------	--

Returns

XST_SUCCESS if successful else XST_FAILURE or an error code or a reason code

Note

In either case the PMU will call `XPm_InitSuspendCb` for each of the other PUs, allowing them to gracefully shut down. If a PU is asleep it will be woken up by the PMU. The PU making the `XPm_SystemShutdown` should perform its own suspend procedure after calling this API. It will not receive an init suspend callback.

XStatus XPm_SetConfiguration (const u32 address)

This function is called to configure the power management framework. The call triggers power management controller to load the configuration object and configure itself according to the content of the object.

Parameters

<i>address</i>	Start address of the configuration object
----------------	---

Returns

XST_SUCCESS if successful, otherwise an error code

Note

The provided address must be in 32-bit address space which is accessible by the PMU.

XStatus XPm_InitFinalize (void)

This function is called to notify the power management controller about the completed power management initialization.

Returns

XST_SUCCESS if successful, otherwise an error code

Note

It is assumed that all used nodes are requested when this call is made. The power management controller may power down the nodes which are not requested after this call is processed.

void XPm_InitSuspendCb (const enum XPmSuspendReason reason, const u32 latency, const u32 state, const u32 timeout)

Callback function to be implemented in each PU, allowing the power management controller to request that the PU suspend itself.

Parameters

<i>reason</i>	Suspend reason: <ul style="list-style-type: none"> • SUSPEND_REASON_PU_REQ : Request by another PU • SUSPEND_REASON_ALERT : Unrecoverable SysMon alert • SUSPEND_REASON_SHUTDOWN : System shutdown • SUSPEND_REASON_RESTART : System restart
<i>latency</i>	Maximum wake-up latency in us(micro secs). This information can be used by the PU to decide what level of context saving may be required.
<i>state</i>	Targeted sleep/suspend state.
<i>timeout</i>	Timeout in ms, specifying how much time a PU has to initiate its suspend procedure before it's being considered unresponsive.

Returns

None

Note

If the PU fails to act on this request the power management controller or the requesting PU may choose to employ the forceful power down option.

void XPm_AcknowledgeCb (const enum XPmNodeId *node*, const XStatus *status*, const u32 *oppoint*)

This function is called by the power management controller in response to any request where an acknowledge callback was requested, i.e. where the 'ack' argument passed by the PU was REQUEST_ACK_NON_BLOCKING.

Parameters

<i>node</i>	ID of the component or sub-system in question.
<i>status</i>	Status of the operation: <ul style="list-style-type: none"> • OK: the operation completed successfully • ERR: the requested operation failed
<i>oppoint</i>	Operating point of the node in question

Returns

None

Note

None

void XPm_NotifyCb (const enum XPmNodeId *node*, const enum XPmNotifyEvent *event*, const u32 *oppooint*)

This function is called by the power management controller if an event the PU was registered for has occurred. It will populate the notifier data structure passed when calling XPm_RegisterNotifier.

Parameters

<i>node</i>	ID of the node the event notification is related to.
<i>event</i>	ID of the event
<i>oppooint</i>	Current operating state of the node.

Returns

None

Note

None

XStatus XPm_RequestNode (const enum XPmNodeId *node*, const u32 *capabilities*, const u32 *qos*, const enum XPmRequestAck *ack*)

Used to request the usage of a PM-slave. Using this API call a PU requests access to a slave device and asserts its requirements on that device. Provided the PU is sufficiently privileged, the PMU will enable access to the memory mapped region containing the control registers of that device. For devices that can only be serving a single PU, any other privileged PU will now be blocked from accessing this device until the node is released.

Parameters

<i>node</i>	Node ID of the PM slave requested
<i>capabilities</i>	Slave-specific capabilities required, can be combined <ul style="list-style-type: none"> • PM_CAP_ACCESS : full access / functionality • PM_CAP_CONTEXT : preserve context • PM_CAP_WAKEUP : emit wake interrupts
<i>qos</i>	Quality of Service (0-100) required
<i>ack</i>	Requested acknowledge type

Returns

XST_SUCCESS if successful else XST_FAILURE or an error code or a reason code

Note

None

XStatus XPm_ReleaseNode (const enum XPmNodeld *node*)

This function is used by a PU to release the usage of a PM slave. This will tell the power management controller that the node is no longer needed by that PU, potentially allowing the node to be placed into an inactive state.

Parameters

<i>node</i>	Node ID of the PM slave.
-------------	--------------------------

Returns

XST_SUCCESS if successful else XST_FAILURE or an error code or a reason code

Note

None

XStatus XPm_SetRequirement (const enum XPmNodeld *nid*, const u32 *capabilities*, const u32 *qos*, const enum XPmRequestAck *ack*)

This function is used by a PU to announce a change in requirements for a specific slave node which is currently in use.

Parameters

<i>nid</i>	Node ID of the PM slave.
<i>capabilities</i>	Slave-specific capabilities required.
<i>qos</i>	Quality of Service (0-100) required.
<i>ack</i>	Requested acknowledge type

Returns

XST_SUCCESS if successful else XST_FAILURE or an error code or a reason code

Note

If this function is called after the last awake CPU within the PU calls SelfSuspend, the requirement change shall be performed after the CPU signals the end of suspend to the power management controller, (e.g. WFI interrupt).

XStatus XPm_SetMaxLatency (const enum XPmNodeId *node*, const u32 *latency*)

This function is used by a PU to announce a change in the maximum wake-up latency requirements for a specific slave node currently used by that PU.

Parameters

<i>node</i>	Node ID of the PM slave.
<i>latency</i>	Maximum wake-up latency required.

Returns

XST_SUCCESS if successful else XST_FAILURE or an error code or a reason code

Note

Setting maximum wake-up latency can constrain the set of possible power states a resource can be put into.

XStatus XPm_GetApiVersion (u32 * *version*)

This function is used to request the version number of the API running on the power management controller.

Parameters

<i>version</i>	Returns the API 32-bit version number. Returns 0 if no PM firmware present.
----------------	---

Returns

XST_SUCCESS if successful else XST_FAILURE or an error code or a reason code

Note

None

XStatus XPm_GetNodeStatus (const enum XPmNodeId *node*, XPm_NodeStatus *const *nodestatus*)

This function is used to obtain information about the current state of a component. The caller must pass a pointer to an [XPm_NodeStatus](#) structure, which must be pre-allocated by the caller.

Parameters

<i>node</i>	ID of the component or sub-system in question.
<i>nodestatus</i>	Used to return the complete status of the node.

- status - The current power state of the requested node.
 - For CPU nodes:
 - 0 : if CPU is powered down,
 - 1 : if CPU is active (powered up),
 - 2 : if CPU is suspending (powered up)
 - For power islands and power domains:
 - 0 : if island is powered down,
 - 1 : if island is powered up
 - For PM slaves:
 - 0 : if slave is powered down,
 - 1 : if slave is powered up,
 - 2 : if slave is in retention
- requirement - Slave nodes only: Returns current requirements the requesting PU has requested of the node.
- usage - Slave nodes only: Returns current usage status of the node:
 - 0 : node is not used by any PU,
 - 1 : node is used by caller exclusively,
 - 2 : node is used by other PU(s) only,
 - 3 : node is used by caller and by other PU(s)

Returns

XST_SUCCESS if successful else XST_FAILURE or an error code or a reason code

Note

None

XStatus XPm_RegisterNotifier (XPm_Notifier *const *notifier*)

A PU can call this function to request that the power management controller call its notify callback whenever a qualifying event occurs. One can request to be notified for a specific or any event related to a specific node.

Parameters

<i>notifier</i>	Pointer to the notifier object to be associated with the requested notification. The notifier object contains the following data related to the notification:
-----------------	---

- nodeID : ID of the node to be notified about,
- eventID : ID of the event in question, '-1' denotes all events (- EVENT_STATE_CHANGE, EVENT_ZERO_USERS),
- wake : true: wake up on event, false: do not wake up (only notify if awake), no buffering/queueing
- callback : Pointer to the custom callback function to be called when the notification is available. The callback executes from interrupt context, so the user must take special care when implementing the callback. Callback is optional, may be set to NULL.
- received : Variable indicating how many times the notification has been received since the notifier is registered.

Returns

XST_SUCCESS if successful else XST_FAILURE or an error code or a reason code

Note

The caller shall initialize the notifier object before invoking the XPm_RegisterNotifier function. While notifier is registered, the notifier object shall not be modified by the caller.

XStatus XPm_UnregisterNotifier (XPm_Notifier *const *notifier*)

A PU calls this function to unregister for the previously requested notifications.

Parameters

<i>notifier</i>	Pointer to the notifier object associated with the previously requested notification
-----------------	--

Returns

XST_SUCCESS if successful else XST_FAILURE or an error code or a reason code

Note

None

XStatus XPm_GetOpCharacteristic (const enum XPmNodeId *node*, const enum XPmOpCharType *type*, u32 *const *result*)

Call this function to request the power management controller to return information about an operating characteristic of a component.

Parameters

<i>node</i>	ID of the component or sub-system in question.
<i>type</i>	Type of operating characteristic requested: <ul style="list-style-type: none"> • power (current power consumption), • latency (current latency in us to return to active state), • temperature (current temperature),
<i>result</i>	Used to return the requested operating characteristic.

Returns

XST_SUCCESS if successful else XST_FAILURE or an error code or a reason code

Note

None

XStatus XPm_ResetAssert (const enum XPmReset *reset*, const enum XPmResetAction *resetaction*)

This function is used to assert or release reset for a particular reset line. Alternatively a reset pulse can be requested as well.

Parameters

<i>reset</i>	ID of the reset line
<i>assert</i>	Identifies action: <ul style="list-style-type: none"> • PM_RESET_ACTION_RELEASE : release reset, • PM_RESET_ACTION_ASSERT : assert reset, • PM_RESET_ACTION_PULSE : pulse reset,

Returns

XST_SUCCESS if successful else XST_FAILURE or an error code or a reason code

Note

None

XStatus XPm_ResetGetStatus (const enum XPmReset *reset*, u32 * *status*)

Call this function to get the current status of the selected reset line.

Parameters

<i>reset</i>	Reset line
<i>status</i>	Status of specified reset (true - asserted, false - released)

Returns

Returns 1/XST_FAILURE for 'asserted' or 0/XST_SUCCESS for 'released'.

Note

None

XStatus XPm_MmioWrite (const u32 *address*, const u32 *mask*, const u32 *value*)

Call this function to write a value directly into a register that isn't accessible directly, such as registers in the clock control unit. This call is bypassing the power management logic. The permitted addresses are subject to restrictions as defined in the PCW configuration.

Parameters

<i>address</i>	Physical 32-bit address of memory mapped register to write to.
<i>mask</i>	32-bit value used to limit write to specific bits in the register.
<i>value</i>	Value to write to the register bits specified by the mask.

Returns

XST_SUCCESS if successful else XST_FAILURE or an error code or a reason code

Note

If the access isn't permitted this function returns an error code.

XStatus XPm_MmioRead (const u32 *address*, u32 *const *value*)

Call this function to read a value from a register that isn't accessible directly. The permitted addresses are subject to restrictions as defined in the PCW configuration.

Parameters

<i>address</i>	Physical 32-bit address of memory mapped register to read from.
<i>value</i>	Returns the 32-bit value read from the register

Returns

XST_SUCCESS if successful else XST_FAILURE or an error code or a reason code

Note

If the access isn't permitted this function returns an error code.

XStatus XPm_ClockEnable (const enum XPmClock *clock*)

Call this function to enable (activate) a clock.

Parameters

<i>clock</i>	Identifier of the target clock to be enabled
--------------	--

Returns

Status of performing the operation as returned by the PMU-FW

Note

If the access isn't permitted this function returns an error code.

XStatus XPm_ClockDisable (const enum XPmClock *clock*)

Call this function to disable (gate) a clock.

Parameters

<i>clock</i>	Identifier of the target clock to be disabled
--------------	---

Returns

Status of performing the operation as returned by the PMU-FW

Note

If the access isn't permitted this function returns an error code.

XStatus XPm_ClockGetStatus (const enum XPmClock *clock*, u32 *const *status*)

Call this function to get status of a clock gate state.

Parameters

<i>clock</i>	Identifier of the target clock
<i>status</i>	Location to store clock gate state (1=enabled, 0=disabled)

Returns

Status of performing the operation as returned by the PMU-FW

XStatus XPm_ClockSetDivider (const enum XPmClock *clock*, const u32 *divider*)

Call this function to set divider for a clock.

Parameters

<i>clock</i>	Identifier of the target clock
<i>divider</i>	Divider value to be set

Returns

XST_INVALID_PARAM or status of performing the operation as returned by the PMU-FW

Note

If the access isn't permitted this function returns an error code.

XStatus XPm_ClockGetDivider (const enum XPmClock *clock*, u32 *const *divider*)

Call this function to get divider of a clock.

Parameters

<i>clock</i>	Identifier of the target clock
<i>divider</i>	Location to store the divider value

Returns

XST_INVALID_PARAM or status of performing the operation as returned by the PMU-FW

XStatus XPm_ClockSetParent (const enum XPmClock *clock*, const enum XPmClock *parent*)

Call this function to set parent for a clock.

Parameters

<i>clock</i>	Identifier of the target clock
<i>parent</i>	Identifier of the target parent clock

Returns

XST_INVALID_PARAM or status of performing the operation as returned by the PMU-FW.

Note

If the access isn't permitted this function returns an error code.

XStatus XPm_ClockGetParent (const enum XPmClock *clock*, enum XPmClock *const *parent*)

Call this function to get parent of a clock.

Parameters

<i>clock</i>	Identifier of the target clock
<i>parent</i>	Location to store clock parent ID

Returns

XST_INVALID_PARAM or status of performing the operation as returned by the PMU-FW.

XStatus XPm_ClockSetRate (const enum XPmClock *clock*, const u32 *rate*)

Call this function to set rate of a clock.

Parameters

<i>clock</i>	Identifier of the target clock
<i>rate</i>	Clock frequency (rate) to be set

Returns

Status of performing the operation as returned by the PMU-FW

Note

If the action isn't permitted this function returns an error code.

XStatus XPm_ClockGetRate (const enum XPmClock *clock*, u32 *const *rate*)

Call this function to get rate of a clock.

Parameters

<i>clock</i>	Identifier of the target clock
<i>rate</i>	Location where the rate should be stored

Returns

Status of performing the operation as returned by the PMU-FW

XStatus XPm_PllSetParameter (const enum XPmNodeId *node*, const enum XPmPllParam *parameter*, const u32 *value*)

Call this function to set a PLL parameter.

Parameters

<i>node</i>	PLL node identifier
<i>parameter</i>	PLL parameter identifier
<i>value</i>	Value of the PLL parameter

Returns

Status of performing the operation as returned by the PMU-FW

Note

If the access isn't permitted this function returns an error code.

XStatus XPm_PIIGetParameter (const enum XPmNodeId *node*, const enum XPmPIIParam *parameter*, u32 *const *value*)

Call this function to get a PLL parameter.

Parameters

<i>node</i>	PLL node identifier
<i>parameter</i>	PLL parameter identifier
<i>value</i>	Location to store value of the PLL parameter

Returns

Status of performing the operation as returned by the PMU-FW

XStatus XPm_PIISetMode (const enum XPmNodeId *node*, const enum XPmPIIMode *mode*)

Call this function to set a PLL mode.

Parameters

<i>node</i>	PLL node identifier
<i>mode</i>	PLL mode to be set

Returns

Status of performing the operation as returned by the PMU-FW

Note

If the access isn't permitted this function returns an error code.

XStatus XPm_PIIGetMode (const enum XPmNodeId *node*, enum XPmPIIMode *const *mode*)

Call this function to get a PLL mode.

Parameters

<i>node</i>	PLL node identifier
<i>mode</i>	Location to store the PLL mode

Returns

Status of performing the operation as returned by the PMU-FW

XStatus XPm_PinCtrlRequest (const u32 *pin*)

Call this function to request a pin control.

Parameters

<i>pin</i>	PIN identifier (index from range 0-77)
------------	--

Returns

Status of performing the operation as returned by the PMU-FW

XStatus XPm_PinCtrlRelease (const u32 *pin*)

Call this function to release a pin control.

Parameters

<i>pin</i>	PIN identifier (index from range 0-77)
------------	--

Returns

Status of performing the operation as returned by the PMU-FW

XStatus XPm_PinCtrlSetFunction (const u32 *pin*, const enum XPmPinFn *fn*)

Call this function to set a pin function.

Parameters

<i>pin</i>	Pin identifier
<i>fn</i>	Pin function to be set

Returns

Status of performing the operation as returned by the PMU-FW

Note

If the access isn't permitted this function returns an error code.

XStatus XPm_PinCtrlGetFunction (const u32 *pin*, enum XPmPinFn *const *fn*)

Call this function to get currently configured pin function.

Parameters

<i>pin</i>	PLL node identifier
<i>fn</i>	Location to store the pin function

Returns

Status of performing the operation as returned by the PMU-FW

XStatus XPm_PinCtrlSetParameter (const u32 *pin*, const enum XPmPinParam *param*, const u32 *value*)

Call this function to set a pin parameter.

Parameters

<i>pin</i>	Pin identifier
<i>param</i>	Pin parameter identifier
<i>value</i>	Value of the pin parameter to set

Returns

Status of performing the operation as returned by the PMU-FW

Note

If the access isn't permitted this function returns an error code.

XStatus XPm_PinCtrlGetParameter (const u32 *pin*, const enum XPmPinParam *param*, u32 *const *value*)

Call this function to get currently configured value of pin parameter.

Parameters

<i>pin</i>	Pin identifier
<i>param</i>	Pin parameter identifier
<i>value</i>	Location to store value of the pin parameter

Returns

Status of performing the operation as returned by the PMU-FW

Error Status

Overview

This section lists the Power management specific return error statuses.

Macros

- #define [XST_PM_INTERNAL](#) 2000L
- #define [XST_PM_CONFLICT](#) 2001L
- #define [XST_PM_NO_ACCESS](#) 2002L
- #define [XST_PM_INVALID_NODE](#) 2003L
- #define [XST_PM_DOUBLE_REQ](#) 2004L
- #define [XST_PM_ABORT_SUSPEND](#) 2005L
- #define [XST_PM_TIMEOUT](#) 2006L
- #define [XST_PM_NODE_USED](#) 2007L

Macro Definition Documentation

#define XST_PM_INTERNAL 2000L

An internal error occurred while performing the requested operation

#define XST_PM_CONFLICT 2001L

Conflicting requirements have been asserted when more than one processing cluster is using the same PM slave

#define XST_PM_NO_ACCESS 2002L

The processing cluster does not have access to the requested node or operation

#define XST_PM_INVALID_NODE 2003L

The API function does not apply to the node passed as argument

#define XST_PM_DOUBLE_REQ 2004L

A processing cluster has already been assigned access to a PM slave and has issued a duplicate request for that PM slave

#define XST_PM_ABORT_SUSPEND 2005L

The target processing cluster has aborted suspend

#define XST_PM_TIMEOUT 2006L

A timeout occurred while performing the requested operation

#define XST_PM_NODE_USED 2007L

Slave request cannot be granted since node is non-shareable and used



XiIFPGA Library v5.1

Overview

The XiIFPGA library provides an interface to the Linux or bare-metal users for configuring the programmable logic (PL) over PCAP from PS.

The library is designed for Zynq® UltraScale+™ MPSoC to run on top of Xilinx standalone BSPs. It is tested for A53, R5 and MicroBlaze. In the most common use case, we expect users to run this library on the PMU MicroBlaze with PMUFW to serve requests from either Linux or Uboot for Bitstream programming.

Note

XiIFPGA does not support a DDR less system. DDR must be present for use of XiIFPGA.

Supported Features

The following features are supported in Zynq® UltraScale+™ MPSoC platform.

- Full bitstream loading
- Partial bitstream loading
- Encrypted bitstream loading
- Authenticated bitstream loading
- Authenticated and encrypted bitstream loading
- Readback of configuration registers
- Readback of configuration data

XiIFPGA library Interface modules

XiIFPGA library uses the below major components to configure the PL through PS.

Processor Configuration Access Port (PCAP)

The processor configuration access port (PCAP) is used to configure the programmable logic (PL) through the PS.

CSU DMA driver

The CSU DMA driver is used to transfer the actual bitstream file for the PS to PL after PCAP initialization.

XilSecure Library

The XilSecure library provides APIs to access secure hardware on the Zynq UltraScale+ MPSoC devices.

Note

The current version of library supports only Zynq UltraScale MPSoC devices.

Design Summary

XilFPGA library acts as a bridge between the user application and the PL device. It provides the required functionality to the user application for configuring the PL Device with the required bitstream. The following figure illustrates an implementation where the XilFPGA library needs the CSU DMA driver APIs to transfer the bitstream from the DDR to the PL region. The XilFPGA library also needs the XilSecure library APIs to support programming authenticated and encrypted bitstream files.




Figure 35.1: XilFPGA Design Summary

Flow Diagram

The following figure illustrates the Bitstream loading flow on the Linux operating system.




Figure 35.2: Bitstream loading on Linux:

The following figure illustrates the XiIFPGA PL configuration sequence.




Figure 35.3: XiIFPGA PL Configuration Sequence

The following figure illustrates the Bitstream write sequence.




Figure 35.4: Bitstream write Sequence

Setting up the Software System

To use XilFPGA in a software application, you must first compile the XilFPGA library as part of software application.

1. Click **File > New > Platform Project**.
2. Click **Specify** to create a new Hardware Platform Specification.
3. Provide a new name for the domain in the **Project name** field if you wish to override the default value.
4. Select the location for the board support project files. To use the default location, as displayed in the **Location** field, leave the **Use default location** check box selected. Otherwise, deselect the checkbox and then type or browse to the directory location.
5. From the **Hardware Platform** drop-down choose the appropriate platform for your application or click the **New** button to browse to an existing Hardware Platform.
6. Select the target CPU from the drop-down list.

7. From the **Board Support Package OS** list box, select the type of board support package to create. A description of the platform types displays in the box below the drop-down list.
8. Click **Finish**. The wizard creates a new software platform and displays it in the Vitis Navigator pane.
9. Select **Project > Build Automatically** to automatically build the board support package. The Board Support Package Settings dialog box opens. Here you can customize the settings for the domain.
10. Click **OK** to accept the settings, build the platform, and close the dialog box.
11. From the Explorer, double-click `platform.spr` file and select the appropriate domain/board support package. The overview page opens.
12. In the overview page, click **Modify BSP Settings**.
13. Using the Board Support Package Settings page, you can select the OS Version and which of the Supported Libraries are to be enabled in this domain/BSP.
14. Select the **xilfpga** library from the list of **Supported Libraries**.
15. Expand the **Overview** tree and select **xilfpga**. The configuration options for xilfpga are listed.
16. Configure the xilfpga by providing the base address of the Bit-stream file (DDR address) and the size (in bytes).
17. Click **OK**. The board support package automatically builds with XilFPGA library included in it.
18. Double-click the **system.mss** file to open it in the **Editor** view.
19. Scroll-down and locate the **Libraries** chapter.
20. Click **Import Examples** adjacent to the XilFPGA 5.1 entry.

Enabling Security

To support encrypted and/or authenticated bitstream loading, you must enable security in PMUFW.

1. Click **File > New > Platform Project**.
2. Click **Specify** to create a new Hardware Platform Specification.
3. Provide a new name for the domain in the **Project name** field if you wish to override the default value.
4. Select the location for the board support project files. To use the default location, as displayed in the **Location** field, leave the **Use default location** check box selected. Otherwise, deselect the checkbox and then type or browse to the directory location.
5. From the **Hardware Platform** drop-down choose the appropriate platform for your application or click the **New** button to browse to an existing Hardware Platform.
6. Select the target CPU from the drop-down list.
7. From the **Board Support Package OS** list box, select the type of board support package to create. A description of the platform types displays in the box below the drop-down list.

8. Click **Finish**. The wizard creates a new software platform and displays it in the Vitis Navigator pane.
9. Select **Project** > **Build Automatically** to automatically build the board support package. The Board Support Package Settings dialog box opens. Here you can customize the settings for the domain.
10. Click **OK** to accept the settings, build the platform, and close the dialog box.
11. From the Explorer, double-click `platform.spr` file and select the appropriate domain/board support package. The overview page opens.
12. In the overview page, click **Modify BSP Settings**.
13. Using the Board Support Package Settings page, you can select the OS Version and which of the Supported Libraries are to be enabled in this domain/BSP.
14. Expand the **Overview** tree and select **Standalone**.
15. Select a supported hardware platform.
16. Select `psu_pmu_0` from the **Processor** drop-down list.
17. Click Next. The **Templates** page appears.
18. Select **ZynqMP PMU Firmware** from the **Available Templates** list.
19. Click **Finish**. A PMUFW application project is created with the required BSPs.
20. Double-click the `system.mss` file to open it in the **Editor** view.
21. Click the **Modify this BSP's Settings** button. The **Board Support Package Settings** dialog box appears.
22. Select `xilfpga`. Various settings related to the library appears.
23. Select `secure_mode` and modify its value to `true`.
24. Click **OK** to save the configuration.

Note

By default the secure mode is enabled. To disable modify the `secure_mode` value to `false`.

Bitstream Authentication Using External Memory

The size of the Bitstream is too large to be contained inside the device, therefore external memory must be used. The use of external memory could create a security risk. Therefore, two methods are provided to authenticate and decrypt a Bitstream.

- The first method uses the internal OCM as temporary buffer for all cryptographic operations. For details, see [Authenticated and Encrypted Bitstream Loading Using OCM](#). This method does not require trust in external DDR.
- The second method uses external DDR for authentication prior to sending the data to the decryptor, there by requiring trust in the external DDR. For details, see [Authenticated and Encrypted Bitstream Loading Using DDR](#).

Bootgen

When a Bitstream is requested for authentication, Bootgen divides the Bitstream into blocks of 8MB each and assigns an authentication certificate for each block. If the size of a Bitstream is not in multiples of 8 MB, the last block contains the remaining Bitstream data.




Figure 35.5: Bitstream Blocks

When both authentication and encryption are enabled, encryption is first done on the Bitstream. Bootgen then divides the encrypted data into blocks and assigns an Authentication certificate for each block.

Authenticated and Encrypted Bitstream Loading Using OCM

To authenticate the Bitstream partition securely, XilFPGA uses the FSBL chapter's OCM memory to copy the bitstream in chunks from DDR. This method does not require trust in the external DDR to securely authenticate and decrypt a Bitstream.

The software workflow for authenticating Bitstream is as follows:

1. XilFPGA identifies DDR secure Bitstream image base address. XilFPGA has two buffers in OCM, the Read Buffer is of size 56KB and hash of chunks to store intermediate hashes calculated for each 56 KB of every 8MB block.
2. XilFPGA copies a 56KB chunk from the first 8MB block to Read Buffer.
3. XilFPGA calculates hash on 56 KB and stores in HashsOfChunks.
4. XilFPGA repeats steps 1 to 3 until the entire 8MB of block is completed.

Note

The chunk that XilFPGA copies can be of any size. A 56KB chunk is taken for better performance.

5. XilFPGA authenticates the 8MB Bitstream chunk.
6. Once the authentication is successful, XilFPGA starts copying information in batches of 56KB starting from the first block which is located in DDR to Read Buffer, calculates the hash, and then compares it with the hash stored at HashsOfChunks.
7. If the hash comparison is successful, FSBL transmits data to PCAP using DMA (for un-encrypted Bitstream) or AES (if encryption is enabled).
8. XilFPGA repeats steps 6 and 7 until the entire 8MB block is completed.
9. Repeats steps 1 through 8 for all the blocks of Bitstream.

Note

You can perform warm restart even when the FSBL OCM memory is used to authenticate the Bitstream. PMU stores the FSBL image in the PMU reserved DDR memory which is visible and accessible only to the PMU and restores back to the OCM when APU-only restart needs to be performed. PMU uses the SHA3 hash to validate the FSBL image integrity before restoring the image to OCM (PMU takes care of only image integrity and not confidentiality).

Authenticated and Encrypted Bitstream Loading Using DDR

The software workflow for authenticating Bitstream is as follows:

1. XilFPGA identifies DDR secure Bitstream image base address.
2. XilFPGA calculates hash for the first 8MB block.
3. XilFPGA authenticates the 8MB block while stored in the external DDR.
4. If Authentication is successful, XilFPGA transmits data to PCAP via DMA (for unencrypted Bitstream) or AES (if encryption is enabled).
5. Repeats steps 1 through 4 for all the blocks of Bitstream.

XilFPGA APIs

Overview

This chapter provides detailed descriptions of the XilFPGA library APIs.

Functions

- u32 [XFpga_PL_BitStream_Load](#) (XFpga *InstancePtr, UINTPTR BitstreamImageAddr, UINTPTR AddrPtr_Size, u32 Flags)
 - u32 [XFpga_PL_PostConfig](#) (XFpga *InstancePtr)
 - u32 [XFpga_PL_ValidateImage](#) (XFpga *InstancePtr, UINTPTR BitstreamImageAddr, UINTPTR AddrPtr_Size, u32 Flags)
 - u32 [XFpga_GetPIConfigData](#) (XFpga *InstancePtr, UINTPTR ReadbackAddr, u32 ConfigReg_NumFrames)
 - u32 [XFpga_GetPIConfigReg](#) (XFpga *InstancePtr, UINTPTR ReadbackAddr, u32 ConfigReg_NumFrames)
 - u32 [XFpga_InterfaceStatus](#) (XFpga *InstancePtr)
-

Function Documentation

u32 XFpga_PL_BitStream_Load (XFpga * InstancePtr, UINTPTR BitstreamImageAddr, UINTPTR AddrPtr_Size, u32 Flags)

The API is used to load the bitstream file into the PL region.

It supports vivado generated Bitstream(*.bit, *.bin) and bootgen generated Bitstream(*.bin) loading, Passing valid Bitstream size (AddrPtr_Size) info is mandatory for vivado * generated Bitstream, For bootgen generated Bitstreams it will take Bitstream size from the Bitstream Header.

Parameters

<i>InstancePtr</i>	Pointer to the XFpga structure.
<i>BitstreamImageAddr</i>	Linear memory Bitstream image base address
<i>AddrPtr_Size</i>	Aes key address which is used for Decryption (or) In none Secure Bitstream used it is used to store size of Bitstream Image.
<i>Flags</i>	<p>Flags are used to specify the type of Bitstream file.</p> <ul style="list-style-type: none"> • BIT(0) - Bitstream type <ul style="list-style-type: none"> ○ 0 - Full Bitstream ○ 1 - Partial Bitstream • BIT(1) - Authentication using DDR <ul style="list-style-type: none"> ○ 1 - Enable ○ 0 - Disable • BIT(2) - Authentication using OCM <ul style="list-style-type: none"> ○ 1 - Enable ○ 0 - Disable • BIT(3) - User-key Encryption <ul style="list-style-type: none"> ○ 1 - Enable ○ 0 - Disable • BIT(4) - Device-key Encryption <ul style="list-style-type: none"> ○ 1 - Enable ○ 0 - Disable

Returns

- XFPGA_SUCCESS on success
- Error code on failure.
- XFPGA_VALIDATE_ERROR.
- XFPGA_PRE_CONFIG_ERROR.
- XFPGA_WRITE_BITSTREAM_ERROR.
- XFPGA_POST_CONFIG_ERROR.

u32 XFpga_PL_PostConfig (XFpga * *InstancePtr*)

This function set FPGA to operating state after writing.

Parameters

<i>InstancePtr</i>	Pointer to the XFpga structure
--------------------	--------------------------------

Returns

Codes as mentioned in xilfpga.h

u32 XFpga_PL_Validatelmage (XFpga * InstancePtr, UINTPTR BitstreamImageAddr, UINTPTR AddrPtr_Size, u32 Flags)

This function is used to validate the Bitstream Image.

Parameters

<i>InstancePtr</i>	Pointer to the XFpga structure
<i>BitstreamImageAddr</i>	Linear memory Bitstream image base address
<i>AddrPtr_Size</i>	Aes key address which is used for Decryption (or) In none Secure Bitstream used it is used to store size of Bitstream Image.
<i>Flags</i>	<p>Flags are used to specify the type of Bitstream file.</p> <ul style="list-style-type: none"> • BIT(0) - Bitstream type <ul style="list-style-type: none"> ○ 0 - Full Bitstream ○ 1 - Partial Bitstream • BIT(1) - Authentication using DDR <ul style="list-style-type: none"> ○ 1 - Enable ○ 0 - Disable • BIT(2) - Authentication using OCM <ul style="list-style-type: none"> ○ 1 - Enable ○ 0 - Disable • BIT(3) - User-key Encryption <ul style="list-style-type: none"> ○ 1 - Enable ○ 0 - Disable • BIT(4) - Device-key Encryption <ul style="list-style-type: none"> ○ 1 - Enable ○ 0 - Disable

Returns

Codes as mentioned in xilfpga.h

u32 XFpga_GetPIConfigData (XFpga * InstancePtr, UINTPTR ReadbackAddr, u32 ConfigReg_NumFrames)

This function provides functionality to read back the PL configuration data.

Parameters

<i>InstancePtr</i>	Pointer to the XFpga structure
--------------------	--------------------------------

Address which is used to store the PL readback data.

Configuration register value to be returned (or) The number of Fpga configuration frames to read

Returns

- XFPGA_SUCCESS if successful
- XFPGA_FAILURE if unsuccessful
- XFPGA_OPS_NOT_IMPLEMENTED if implementation not exists.

u32 XFpga_GetPIConfigReg (XFpga * InstancePtr, UINTPTR ReadbackAddr, u32 ConfigReg_NumFrames)

This function provides PL specific configuration register values.

Parameters

<i>InstancePtr</i>	Pointer to the XFpga structure
<i>ConfigReg</i>	Constant which represents the configuration register value to be returned.
<i>Address</i>	DMA linear buffer address.

Returns

- XFPGA_SUCCESS if successful
- XFPGA_FAILURE if unsuccessful
- XFPGA_OPS_NOT_IMPLEMENTED if implementation not exists.

u32 XFpga_InterfaceStatus (XFpga * InstancePtr)

This function provides the STATUS of PL programming interface.

Parameters

<i>InstancePtr</i>	Pointer to the XFgpa structure
--------------------	--------------------------------

Returns

Status of the PL programming interface.



XiMailbox Library v1.1

XilMailbox

Overview

The XilMailbox library provides the top-level hooks for sending or receiving an inter-processor interrupt (IPI) message using the Zynq® UltraScale+™ MPSoC IPI hardware.




Figure 37.1: Overview

For more details on the IPI interrupts, see the Zynq UltraScale+ MPSoC Technical Reference Manual ([UG1085](#)). This library supports the following features:

- Triggering an IPI to a remote agent.
- Sending an IPI message to a remote agent.
- Callbacks for error and recv IPI events.
- Reading an IPI message.

Software Initialization

1. [XMailbox_Initialize\(\)](#) function initializes a library instance for the given IPI channel.
2. [XMailbox_Send\(\)](#) function triggers an IPI to a remote agent.
3. [XMailbox_SendData\(\)](#) function sends an IPI message to a remote agent, message type should be either XILMBOX_MSG_TYPE_REQ (OR) XILMBOX_MSG_TYPE_RESP.
4. [XMailbox_Recv\(\)](#) function reads an IPI message from a specified source agent, message type should be either XILMBOX_MSG_TYPE_REQ (OR) XILMBOX_MSG_TYPE_RESP.
5. [XMailbox_SetCallBack\(\)](#) using this function user can register call backs for receive and error events.

Data Structures

- struct [XMailbox](#)

Enumerations

- enum [XMailbox_Handler](#) {
 [XMAILBOX_RECV_HANDLER](#),
 [XMAILBOX_ERROR_HANDLER](#) }

Functions

- u32 [XMailbox_Send](#) ([XMailbox](#) *InstancePtr, u32 Remoteld, u8 Is_Blocking)
- u32 [XMailbox_SendData](#) ([XMailbox](#) *InstancePtr, u32 Remoteld, void *BufferPtr, u32 MsgLen, u8 BufferType, u8 Is_Blocking)
- u32 [XMailbox_Recv](#) ([XMailbox](#) *InstancePtr, u32 Sourceld, void *BufferPtr, u32 MsgLen, u8 BufferType)
- s32 [XMailbox_SetCallBack](#) ([XMailbox](#) *InstancePtr, [XMailbox_Handler](#) HandlerType, void *CallBackFuncPtr, void *CallBackRefPtr)
- u32 [XMailbox_Initialize](#) ([XMailbox](#) *InstancePtr, u8 DeviceId)

Data Structure Documentation

struct XMailbox

[XMailbox](#) structure.

Parameters

<i>XMbox_IPI_Send</i>	Triggers an IPI to a destination CPU
<i>XMbox_IPI_SendData</i>	Sends an IPI message to a destination CPU
<i>XMbox_IPI_Recv</i>	Reads an IPI message
<i>RecvHandler</i>	Callback for receive IPI event
<i>ErrorHandler</i>	Callback for error event
<i>ErroRef</i>	To be passed to the error interrupt callback
<i>RecvRef</i>	To be passed to the receive interrupt callback.
<i>Agent</i>	Used to store IPI Channel information.

Enumeration Type Documentation

enum XMailbox_Handler

This typedef contains XMAILBOX Handler Types.

Enumerator

XMAILBOX_RECV_HANDLER For Recv Handler.

XMAILBOX_ERROR_HANDLER For Error Handler.

Function Documentation

u32 XMailbox_Send (XMailbox * InstancePtr, u32 Remoteld, u8 Is_Blocking)

This function triggers an IPI to a destination CPU.

Parameters

<i>InstancePtr</i>	Pointer to the XMailbox instance
<i>Remoteld</i>	Mask of the CPU to which IPI is to be triggered
<i>Is_Blocking</i>	If set, triggers notification in the blocking mode

Returns

- XST_SUCCESS if successful
- XST_FAILURE if unsuccessful

u32 XMailbox_SendData (XMailbox * InstancePtr, u32 Remoteld, void * BufferPtr, u32 MsgLen, u8 BufferType, u8 Is_Blocking)

This function sends an IPI message to a destination CPU.

Parameters

<i>InstancePtr</i>	Pointer to the XMailbox instance
<i>Remoteld</i>	Mask of the CPU to which IPI is to be triggered
<i>BufferPtr</i>	Pointer to Buffer which contains the message to be sent
<i>MsgLen</i>	Length of the buffer/message
<i>BufferType</i>	Type of buffer (XILMBOX_MSG_TYPE_REQ (OR) XILMBOX_MSG_TYPE_RESP)
<i>Is_Blocking</i>	If set, triggers the notification in blocking mode

Returns

- XST_SUCCESS if successful
- XST_FAILURE if unsuccessful

u32 XMailbox_Recv (XMailbox * InstancePtr, u32 Sourceld, void * BufferPtr, u32 MsgLen, u8 BufferType)

This function reads an IPI message.

Parameters

<i>InstancePtr</i>	Pointer to the XMailbox instance
<i>Sourceld</i>	Mask for the CPU which has sent the message
<i>BufferPtr</i>	Pointer to Buffer to which the read message needs to be stored
<i>MsgLen</i>	Length of the buffer/message
<i>BufferType</i>	Type of buffer (XILMBOX_MSG_TYPE_REQ or XILMBOX_MSG_TYPE_RESP)

Returns

- XST_SUCCESS if successful
- XST_FAILURE if unsuccessful

s32 XMailbox_SetCallback (XMailbox * InstancePtr, XMailbox_Handler HandlerType, void * CallbackFuncPtr, void * CallbackRefPtr)

This routine installs an asynchronous callback function for the given HandlerType.

HandlerType	Callback Function Type
XMAILBOX_RECV_HANDLER	Recv handler
XMAILBOX_ERROR_HANDLER	Error handler

Parameters

<i>InstancePtr</i>	Pointer to the XMailbox instance
<i>HandlerType</i>	Specifies which callback is to be attached
<i>CallbackFunc</i>	Address of the callback function
<i>CallbackRef</i>	User data item that will be passed to the callback function when it is invoked

Returns

- XST_SUCCESS when handler is installed.
- XST_INVALID_PARAM when HandlerType is invalid.

Note

Invoking this function for a handler that already has been installed replaces it with the new handler.

u32 XMailbox_Initialize (XMailbox * InstancePtr, u8 Deviceld)

Initialize the [XMailbox](#) Instance.

Parameters

<i>InstancePtr</i>	is a pointer to the instance to be worked on
<i>Deviceld</i>	is the IPI Instance to be worked on

Returns

XST_SUCCESS if initialization was successful XST_FAILURE in case of failure

Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see [Xilinx Support](#) .

Solution Centers

See the [Xilinx Solution Centers](#) for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>.



Automotive Applications Disclaimer

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© Copyright 2019 Xilinx, Inc. Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos. HDMI, HDMI logo, and High-Definition Multimedia Interface are trademarks of HDMI Licensing LLC. AMBA, AMBA Designer, Arm, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.