%PDF-1.4
%
985 0 obj
<>
endobj
1058 0 obj
<>stream
application/pdf
Xilinx UG072 Virtex-4 FPGA PCB Designer’s Guide
Virtex-4, PCB, FPGA, 072
Xilinx UG072 Virtex-4 FPGA PCB Designer’s Guide
2013-03-12T04:54:21.513-07:00
Xilinx, Inc.
Xilinx UG072 Virtex-4 FPGA PCB Designer’s Guide
2008-06-24T01:49:02-07:00
2008-06-24T01:49:02-07:00
FrameMaker 7.1
/content/dam/xilinx/support/documentation/user_guides/ug072.pdf/_jcr_content/renditions/original
support:document-class/document-type/user-guides
products:device/fpga/virtex-4
products:device/fpga
support:product-type/silicon-devices
2013-03-06T17:46:01.436-08:00
5e189b576a000c96e2e632f40154199adbcd79f0
Acrobat Distiller 8.1.0 (Windows)
Xilinx, Inc.
"Virtex-4, PCB, FPGA, 072"
Acrobat Distiller 8.1.0 (Windows)
uuid:0a07c926-7f08-4012-8eff-ce7ebe5bd453
uuid:1e226c57-77c9-420f-ae71-8161f75ba8e0
endstream
endobj
986 0 obj
<>
endobj
1000 0 obj
<>
endobj
874 0 obj
<>
endobj
876 0 obj
<>
endobj
885 0 obj
<>/K 886 0 R/ParentTree 887 0 R/ParentTreeNextKey 21/RoleMap<>/Type/StructTreeRoot>>
endobj
886 0 obj
<>
endobj
887 0 obj
<>
endobj
897 0 obj
[924 0 R 983 0 R]
endobj
898 0 obj
[964 0 R]
endobj
899 0 obj
[982 0 R]
endobj
900 0 obj
[981 0 R]
endobj
901 0 obj
[974 0 R 980 0 R]
endobj
902 0 obj
[979 0 R]
endobj
903 0 obj
[978 0 R]
endobj
904 0 obj
[973 0 R]
endobj
905 0 obj
[972 0 R 971 0 R]
endobj
906 0 obj
[947 0 R 963 0 R 962 0 R]
endobj
907 0 obj
[961 0 R]
endobj
908 0 obj
[960 0 R 955 0 R]
endobj
909 0 obj
[959 0 R]
endobj
910 0 obj
[958 0 R]
endobj
911 0 obj
[954 0 R]
endobj
912 0 obj
[938 0 R 946 0 R 945 0 R]
endobj
913 0 obj
[944 0 R 943 0 R]
endobj
914 0 obj
[937 0 R 931 0 R]
endobj
915 0 obj
[936 0 R 935 0 R]
endobj
916 0 obj
[917 0 R 918 0 R]
endobj
917 0 obj
<>
endobj
918 0 obj
<>
endobj
919 0 obj
<>
endobj
386 0 obj
<>
endobj
396 0 obj
<>stream
hެX[o8~ׯࣴX)*Nm1]u:88v˦;\']0I<<