%PDF-1.6
%
442 0 obj
<>
endobj
494 0 obj
<>stream
application/pdf
Stacked silicon interconnect technology
WP380, stacked silicon interconnect, SSI, Virtex-7, V7, SLR
Stacked silicon interconnect technology
2013-03-10T12:13:26.81-07:00
Xilinx, Inc.
Xilinx WP380 Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity, Bandwidth, and Power Efficiency, White Paper
2012-12-11T03:05:41-08:00
2009-02-17T02:42:13-08:00
FrameMaker 10.0.2
/content/dam/xilinx/support/documentation/white_papers/wp380_Stacked_Silicon_Interconnect_Technology.pdf/_jcr_content/renditions/original
products:device/fpga
support:product-type/silicon-devices
products:device/fpga/virtex-7
support:product-type/app-notes-and-white-papers
support:document-class/document-type/white-papers
products:device/fpga/7-series
0fa5626b93a2adedbd6df071729c759a77ab712f
2013-03-06T17:59:43.739-08:00
Acrobat Distiller 10.1.4 (Windows)
Xilinx, Inc.
"WP380, stacked silicon interconnect, SSI, Virtex-7, V7, SLR"
Acrobat Distiller 10.1.4 (Windows)
uuid:10503ddf-5d43-47b5-a75e-27beb8c22468
uuid:81b74e6a-8f4b-4ece-8a83-dd1a4907ab4d
endstream
endobj
443 0 obj
<>
endobj
477 0 obj
<>
endobj
433 0 obj
<>
endobj
435 0 obj
<>
endobj
444 0 obj
<>
endobj
1 0 obj
<>
endobj
9 0 obj
<>
endobj
17 0 obj
<>
endobj
71 0 obj
<>
endobj
93 0 obj
<>
endobj
113 0 obj
<>
endobj
127 0 obj
<>
endobj
138 0 obj
<>
endobj
149 0 obj
<>
endobj
172 0 obj
<>stream
h[[sF~ׯlw$Odg_"'N%"! `в~>=ԩTLOwO{ [swr5wIRDUeʼD6DIZٶ''I