Clock frequencies of 667 MHz on core_clk and 400 MHz on other clocks are assumed. However, for details on the clock frequency supported by a device and resource utilization, visit the Performance and Resource Utilization web page. Packing is assumed to be enabled; if disabled, then for codes with PSIZE ≤ 64 there is likely to be a significant throughput reduction.
The 5G New Radio (NR) BER performance is shown in the following plots. This includes puncturing of the first 2*Z information bits (where Z=PSIZE). For each SNR point, groups of 4800 blocks, or frames, have been run until 75 frame errors have occurred. The decoder has been configured with a maximum of 32 iterations and early termination on parity pass. BPSK modulation and LLR demodulation has been used along with an AWGN channel. Additional LLR scaling has been applied at the input of the decode to maximize its dynamic range. The tables below show the scaling factors used and the normalization factors used for each code.
| SNR | LLR Scaling | SNR | LLR Scaling | SNR | LLR Scaling | SNR | LLR Scaling | SNR | LLR Scaling |
|---|---|---|---|---|---|---|---|---|---|
| -5 | 1.9375 | -2.25 | 1.3125 | 0.5 | 0.90625 | 3.25 | 0.59375 | 6 | 0.40625 |
| -4.75 | 1.875 | -2 | 1.28125 | 0.75 | 0.875 | 3.5 | 0.5625 | 6.25 | 0.375 |
| -4.5 | 1.78125 | -1.75 | 1.21875 | 1 | 0.84375 | 3.75 | 0.5625 | 6.5 | 0.375 |
| -4.25 | 1.78125 | -1.5 | 1.1875 | 1.25 | 0.8125 | 4 | 0.53125 | 6.75 | 0.34375 |
| -4 | 1.65625 | -1.25 | 1.125 | 1.5 | 0.78125 | 4.25 | 0.5 | 7 | 0.34375 |
| -3.75 | 1.625 | -1 | 1.09375 | 1.75 | 0.75 | 4.5 | 0.5 | 7.25 | 0.3125 |
| -3.5 | 1.5625 | -0.75 | 1.0625 | 2 | 0.71875 | 4.75 | 0.46875 | 7.5 | 0.3125 |
| -3.25 | 1.53125 | -0.5 | 1.03125 | 2.25 | 0.6875 | 5 | 0.46875 | 7.75 | 0.28125 |
| -3 | 1.4375 | -0.25 | 1 | 2.5 | 0.6875 | 5.25 | 0.4375 | 8 | 0.28125 |
| -2.75 | 1.40625 | 0 | 0.96875 | 2.75 | 0.65625 | 5.5 | 0.4375 | - | - |
| -2.5 | 1.375 | 0.25 | 0.9375 | 3 | 0.625 | 5.75 | 0.40625 | - | - |
| Code Name | N | K | Rate (K/N) | P Size | Normalization |
|---|---|---|---|---|---|
| graph1_l5_p32 | 864 | 704 | 0.815 | 32 | 0.8125 |
| graph1_l5_p384 | 10368 | 8448 | 0.815 | 384 | 0.8125 |
| graph2_l7_p32 | 544 | 320 | 0.588 | 32 | 0.8125 |
| graph2_l7_p384 | 6528 | 3840 | 0.588 | 384 | 0.8125 |
| graph1_l46_p32 | 2176 | 704 | 0.324 | 32 | 0.6875 |
| graph1_l46_p384 | 26112 | 8448 | 0.324 | 384 | 0.6875 |
| graph2_l42_p32 | 1664 | 320 | 0.192 | 32 | 0.5625 |
| graph2_l42_p384 | 19968 | 3840 | 0.192 | 384 | 0.5625 |
The WiFi 802.11ac BER performance is shown in the following plots. For each SNR point, groups of 10,000 blocks, or frames, have been run until 500 frame errors have occurred. The decoder has been configured with a maximum of 32 iterations and early termination on parity pass. BPSK modulation and LLR demodulation has been used along with an AWGN channel. The default normalization factor of 12/16 has been used for all the codes.
The DOCSIS 3.1 BER performance is shown in the following plots. For each SNR point, groups of 10,000 blocks, or frames, have been run until 500 frame errors have occurred. The decoder has been configured with a maximum of 32 iterations and early termination on parity pass. BPSK modulation and LLR demodulation has been used along with an AWGN channel. The default normalization factor of 12/16 has been used for all the codes.
The Turbo Decode BER performance is shown in the following plots. The plots have been generated by a hardware based BER tester using BPSK modulation and LLR demodulation which includes an additional 0.5 scaling applied to the LLR values. For each SNR point, groups of 10,000 blocks, or frames, have been run until 500 frame errors have occurred. The Turbo decode has been configured with a maximum of 32 iterations with early termination on CRC pass.
Copyright 2021 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.
The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.