%PDF-1.6
%
3298 0 obj
<>
endobj
3427 0 obj
<>stream
application/pdf
The Advanced eXtensible Interface (AXI) Direct Memory Access (AXI DMA) core is a soft Xilinx Intellectual Property (IP) core for use with the Xilinx the Vivado Design Suite. The AXI DMA engine provides high-bandwidth direct memory access between memory and AXI4-Stream-type target peripherals. Its optional scatter gather capabilities also offload data movement tasks from the Central Processing Unit (CPU). Initialization, status, and management registers are accessed through an AXI4-Lite slave interface, suitable for the Xilinx MicroBlaze microprocessor.
PG021,Virtex,Kintex,IP,cores,AXI,MicroBlaze,Kintex-7,Kintex7,Kintex 7,K-7,K7,K 7,Virtex-7,Virtex7,Virtex 7,V-7,V7,V 7,Zynq-7000,Zynq,Artix-7,Artix7,Artix 7,A-7,A7,A 7,AXI4,AXI4-Lite,AXI4-Stream,Vivado,Vivado Design Suite,Vivado IP Catalog,021
The Advanced eXtensible Interface (AXI) Direct Memory Access (AXI DMA) core is a soft Xilinx Intellectual Property (IP) core for use with the Xilinx the Vivado Design Suite. The AXI DMA engine provides high-bandwidth direct memory access between memory and AXI4-Stream-type target peripherals. Its optional scatter gather capabilities also offload data movement tasks from the Central Processing Unit (CPU). Initialization, status, and management registers are accessed through an AXI4-Lite slave interface, suitable for the Xilinx MicroBlaze microprocessor.
2013-04-01T10:41:08.938-07:00
Xilinx, Inc.
Xilinx PG021 LogiCORE IP AXI DMA v7.0, Product Guide
2013-03-18T08:16:41-07:00
2013-03-18T00:40:49-07:00
2013-03-18T08:16:41-07:00
FrameMaker 10.0
c8bea8cc484555e29d9d5e5ed8c926f16e6eb2d1
2013-04-01T10:41:07.868-07:00
Acrobat Distiller 10.0.0 (Windows)
Xilinx, Inc.
"PG021,Virtex,Kintex,IP,cores,AXI,MicroBlaze,Kintex-7,Kintex7,Kintex 7,K-7,K7,K 7,Virtex-7,Virtex7,Virtex 7,V-7,V7,V 7,Zynq-7000,Zynq,Artix-7,Artix7,Artix 7,A-7,A7,A 7,AXI4,AXI4-Lite,AXI4-Stream,Vivado,Vivado Design Suite,Vivado IP Catalog,021"
Acrobat Distiller 10.0.0 (Windows)
products:device/soc/zynq-7000
products:device/fpga/virtex-7
products:device/fpga/kintex-7
products:device/fpga/artix-7
products:ip-core/microblaze
applications:ip-functions/interconnect-infrastructure/axi4-lite
applications:ip-functions/interconnect-infrastructure/axi4-stream
applications:ip-functions/interconnect-infrastructure/axi4
products:ip-core/axi-dma
applications:topic/embedded-processing/memory-interface
support:product-type/ip-documentation
support:document-class/document-type/product-guide
products:device/fpga/7-series
uuid:d5aee77b-fdf2-467c-ba0f-0d8319200a4f
uuid:558b05fd-f732-442a-bbc2-886f6b88b77f
endstream
endobj
3299 0 obj
<>
endobj
3314 0 obj
<>
endobj
3281 0 obj
<>
endobj
3283 0 obj
<>
endobj
3284 0 obj
<>
endobj
3285 0 obj
<>
endobj
3286 0 obj
<>
endobj
3287 0 obj
<>
endobj
3288 0 obj
<>
endobj
3289 0 obj
<>
endobj
3290 0 obj
<>
endobj
3291 0 obj
<>
endobj
589 0 obj
<>
endobj
595 0 obj
<>
endobj
601 0 obj
<>
endobj
608 0 obj
<>
endobj
621 0 obj
<>
endobj
632 0 obj
<>
endobj
641 0 obj
<>
endobj
648 0 obj
<>
endobj
663 0 obj
<>
endobj
669 0 obj
<>
endobj
674 0 obj
<>stream
h[rGr4n HɴKB+h4
ߗsҊa#]]YYyU^WۜeU4.뤬\4]mۺuv{a(SMJ+eMf:u弻=i6.?}ªN]/R-dzpDR*"I۬Ws
REal$+Jκ"X1+x<߿9F䓢`zuuq)K|]|oY*>Ij)fu"㊿Dq&E<
a{6zJr牏]kG`aV&E<ShJ
K9uIQ$MQO|S6~UԢ,˶5DhuIq@\gi<>}~ʺ٣""8Jf)7U~9LڰAY'm~HH#B.,m7\͆Zvs\el=/4@4щϢ~hgIݩxA>`?y78:*&8n$W`yg|,,ѕUk{j5-ֽv/_]i
m?Dg/n;|/WzX0uklrӸJ>6S':.ps7]l:q()A8Έ$A=!|=O6eU)#OdkB4TyIܓޯ6!,n7Ǩj6T,)ދ$FG(
$gwж:yzNreTi |Yduv xDxVw$tFួoG#]Qvu4$4L{>A=6kCq]ׇ{I
O =880pϧesmd'oEG'iAq29t3(3~fX Wq>kpS9
Sy'$0ɉØx9