# LogiCORE IP AXI EMC v2.0

# Product Guide for Vivado Design Suite

PG100 December 18, 2013





# **Table of Contents**

#### **IP Facts**

#### **Chapter 1: Overview**

Module Descriptions	6
Application	9
Licensing and Ordering Information	10

#### **Chapter 2: Product Specification**

Standards Compliance	11
Performance	11
Resource Utilization	12
Port Descriptions	14
Register Description	20

#### **Chapter 3: Designing with the Core**

General Design Guidelines	25
Connecting to Memory	27
Timing Diagrams	37

#### Chapter 4: Customizing and Generating the Core

Vivado Integrated Design Environment	43
Output Generation	50

#### **Chapter 5: Constraining the Core**

Required Constraints	51
Device, Package, and Speed Grade Selections	51
Clock Frequencies	51
Clock Management	51
Clock Placement	52
Banking	52
Transceiver Placement	52
I/O Standard and Placement	52

www.xilinx.com

#### **E** XILINX.

Chapter 6: Simulation	
Chapter 7: Synthesis and Implementation	
Chapter 8: Example Design Implementing the Example Design Simulating the Example Design	56 58
Chapter 9: Test Bench	
Appendix A: Verification, Compliance, and Interoperability	
Simulation	61
Hardware Testing	62
Appendix B: Migrating and Upgrading	
Migrating to the Vivado Design Suite	63
Upgrading in the Vivado Design Suite	63
Appendix C: Debugging	
Finding Help on Xilinx.com	64
Debug Tools	66
Interface Debug	66
Appendix D: Additional Resources	
Xilinx Resources	68
References	68
Revision History	69
Notice of Disclaimer	69

www.xilinx.com

### **IP Facts**

# 

## Introduction

The LogiCORE<sup>™</sup> IP AXI External Memory Controller (EMC) is a soft Xilinx IP core for use with external memory devices. The adaptable block provides memory controller functionality for SRAM, NOR Flash and PSRAM/CellularRAM memory devices. The core provides an AXI4 Slave Interface that can be connected to AXI4 Master or Interconnect devices in the AXI4 Systems.

## Features

- Supports AXI4 Slave Memory Map interface data width of 32 and 64 bits
- Supports optional AXI4-Lite Slave data width of 32 bits
- Supports AXI4 increment and wrap transactions
- Supports AXI4 narrow and unaligned transfers
- Supports up to four external memory banks
- Allows each memory bank to be independently configured for data width, memory type and for memory interface timings
- Supports Synchronous/Asynchronous SRAMs/ZBTRAMs with configurable byte parity check and pipeline stages
- Supports Linear and Page Mode NOR Flash memories
- Supports Asynchronous and Linear Page for PSRAM/Cellular RAM memory devices
- Provides configuration registers to dynamically change access mechanism for PSRAM and Linear Flash memories
- Provides Parity error status register for SRAM/ZBTRAM memories

#### LogiCORE IP Facts Table

#### **Core Specifics**

Supported Device Family <sup>(1)</sup>	UltraScale™ Architecture, Zynq®-7000, 7 Series
Supported User Interfaces	AXI4-Lite, AXI4
Resources	See Table 2-2 to Table 2-4.

# Provided with Core

Design Files	VHDL
Example Design	VHDL
Test Bench	VHDL
Constraints File	XDC
Simulation Model	N/A
Supported S/ W Driver <sup>(2)</sup>	Standalone

#### Tested Design Flows<sup>(3)</sup>

Support				
Vivado Synthesis				
For a list of supported simulators, see the Xilinx Design Tools: Release Notes Guide				
Vivado® Design Suite IP Integrator				

Provided by Xilinx @ www.xilinx.com/support

1. For a complete list of supported devices, see the Vivado IP catalog.

- Standalone driver information can be found in the SDK installation directory. See xilinx\_drivers.htm <install\_directory>/doc/usenglish. Linux OS and driver support information is available from <u>http://wiki.xilinx.com</u>.
- 3. For the supported versions of the tools, see the <u>Xilinx Design</u> <u>Tools: Release Notes Guide</u>.



### Chapter 1

## Overview

The architectural block diagram of the AXI External Memory Controller (EMC) core is shown in Figure 1-1.



Figure 1-1: Top Level Block Diagram of the AXI EMC Core

The AXI EMC core provides the memory controller functionalities for PSRAM, flash, and SRAM technologies. The controller supports memory devices from multiple vendors and also allows interfacing to multiple of these memory technologies (or types) by supporting up to four memory banks. The core provides an AXI4 Slave interface for addressing and accessing data from the connected memory devices. The core also provides optional AXI4-Lite interface for configuring access mechanisms as defined by the connected memory types. In addition, the controller provides a set of core generation parameters which defines the memory interface timing for the connected memories.

## **Module Descriptions**

The AXI EMC operations can be categorized into five modules:

- AXI4 Slave Interface
- AXI4-Lite Interface
- Memory Controller Unit
- EMC Register
- I/O Registers

#### **AXI4 Slave Interface**

AXI EMC core provides AXI4 slave interface to map to AXI4 master or AXI4 interconnect devices in the FPGA logic. The AXI4 slave interface of the core complies with AMBA® AXI4 protocol specifications for 32-bit and 64 bit data widths. The core supports single beat or burst AXI4 transactions. The burst transactions for incremental bursts [INCR] can be from 1 beat to 256 beats and the burst transactions for wrapping burst [WRAP] can be 2,4,8,16 beats. The core also supports AXI4 Narrow and AXI4 Unaligned transfers.

The AXI4 interface of the core also performs the channel arbitration and address decoding functionalities. The channel arbitration implements a round robin algorithm and is applicable only when both AXI4 write channels and AXI4 read channels are active simultaneously. The address decoding logic utilizes the AXI4 address to determine the bank address and read/write address in the selected memory bank. For more details on Memory Address Generation, see Address Map Description in Chapter 3.

The performance of AXI EMC core gets determined by Memory Width, Memory access latencies and AXI burst size. In general larger AXI4 burst sizes can increase the overall performance of the core. For more details on EMC core performance, see Performance in Chapter 2.

*Note:* The AXI4 FIXED transactions are not supported by the core and when issued can result in nondeterministic core behavior.

### **AXI4-Lite Interface**

AXI EMC core provides AXI4-Lite slave interface to allow access to internal control and status registers of the core. The AXI4 slave interface of the core complies with AMBA AXI4-Lite protocol specifications for 32-bit data width. The AXI4-Lite interface of the core is optional and is enabled only when the **Enable Internal Registers** option is set. For more details on Core Registers accessible through the AXI-Lite interface, see EMC Register.

#### **Memory Controller Unit**

The Memory Controller Unit performs Reads/Writes to the external memories in compliance with access mechanism defined for the selected memory. It generates the memory chip select (or bank select) and the control signals associated with the memory in the selected bank. The Read/Write Address, Write Data and the Bank Address generated for the memory is as provided by the AXI4 interface module to the Memory Controller Unit. The Memory Controller Unit in addition aligns the address and data received from the AXI4 interface module to match the address and data width configured for the bank. The adaptable logic allows different data widths to be configured for each bank. The width conversion in this case is performed dynamically as per the width defined for each memory bank.

The Memory interface timing for the asynchronous memory interfaces are parameterized and can be set independently for each bank. The Memory Controller Unit maintains internal counters and registers to match the interface timing as defined by these parameters. For more details on memory timing parameters, see Vivado Integrated Design Environment in Chapter 4. In addition for configuration registers associated with PSRAM/Flash memories, see Register Description in Chapter 2. For example memory interfaces and associated memory settings, see Connecting to Memory in Chapter 3.

### **Byte Parity Logic**

The Byte Parity Logic is applicable only for the SRAM type and is used to calculate the parity bit for each data byte written to or read from the memory. This parity bit is attached to the data byte and is then written to or read from the memory. The parity calculation logic is valid only when **Parity** option is set to either **Odd Parity** or **Even Parity**. This parameter can be independently set for each bank. The Parity configuration option allows No Parity, Even Parity and Odd Parity options. For a memory read, the parity bit is calculated on a read byte and then compared with the parity bit read from memory. When the parity error occurs, the AXI4 logic responds with an AXI SLVERR response. The error address is updated in the Parity Error Address register. For more than one SRAM bank, the number of Parity Error Address registers is defined by the **Number of Memory Banks** configuration option.

### **EMC** Register

There are two register sets in the EMC Register Module: the parity error address register (PERR\_ADDR\_REG\_x) and the PSRAM/Linear Flash configuration register (PSRAM\_FLASH\_CONFIG\_REG\_x). The PERR\_ADDR\_REG\_x registers contain the address for the parity error that occurred. The PSRAM\_FLASH\_CONFIG\_REG\_x register is provided to configure the PSRAM or flash memory access mechanisms such as operation mode for the memory. For more details on configuration and status registers, see Register Description in Chapter 2.

### I/O Registers

The I/O Register Module provides additional timing control for synchronous SRAM memories. By default, all input/output signal on the memory interface is driven on the rising edge of the EMC clock. To add an additional falling edge register, set the **Enable Negative Edge I/O Register** option to **1**. When this option is set an additional falling edge triggered register stage is added to all memory interface inputs and memory interface output of the AXI EMC core.



Figure 1-2: Output Registers with Enable Negative Edge I/O Register Option

## Application

Figure 1-3 shows an example of the AXI EMC core use case.



Figure 1-3: AXI EMC Core Application Diagram

In this use case, AXI EMC core is connected to external NOR Flash and Cellular RAM memory devices. Both of these memory devices have compatible pin interfaces which allow maximum pin sharing for reduced off device connectivity. The NOR Flash memory shown in the use case can be used as a primary nonvolatile storage device containing device boot code or application code. The CellularRAM shown in the use case is a volatile Pseudo SRAM and can be used for cached or buffered memory applications. The AXI EMC core here allows the flash memory or Cellular RAM to be dynamically configured for asynchronously read operations or synchronously page read operations. The low latency and high performance AXI EMC core in this use case is ideally suited for eXecute In Place (XIP) system memory solutions.

## **Licensing and Ordering Information**

This Xilinx LogiCORE<sup>™</sup> IP module is provided at no additional cost with the Xilinx Vivado® Design Suite under the terms of the <u>Xilinx End User License</u>.

Information about this and other Xilinx LogiCORE IP modules is available at the <u>Xilinx</u> <u>Intellectual Property</u> page. For information on pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your <u>local Xilinx sales representative</u>.



# **Product Specification**

This chapter contains details about the performance and ports of the core.

## **Standards Compliance**

This core has bus interfaces that comply with the ARM® AMBA® AXI4 Protocol Specification Version 1.0 [Ref 1].

## Performance

The performance and resource utilization numbers for the AXI EMC core are generated from a common benchmarking setup implementing a multi-masters/multi-slave AXI4 system.

The AXI EMC core is characterized as per the benchmarking methodology described in "Vivado IP Optimization (F<sub>Max</sub> Characterization) appendix," in the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 2].

### **Maximum Frequencies**

The maximum frequencies for AXI EMC are provided in Table 2-1.

*Note:* Performance numbers for Zynq<sup>®</sup>-7000 devices are expected to be similar to 7 series device numbers.

Family	Speed Grade	F <sub>Max</sub> (MHz)			
Failing	Speed Grade	AXI4	AXI4-Lite		
	-1	200	180		
Virtex-7	-2	220	180		
	-3	250	180		
	-1	180	150		
Kintex-7	-2	200	150		
	-3	220	150		

Table 2-1: Maximum Frequencies

Family	Spood Grado	F <sub>Max</sub> (MHz)			
	Speed Glade	AXI4	AXI4-Lite		
	-1	150	120		
Artix-7	-2	160	120		
	-3	170	120		

Table 2-1: Maximum Frequencies (Cont'd)

## **Resource Utilization**

*Note:* UltraScale<sup>™</sup> architecture results are expected to be similar to 7 series device results.

The AXI EMC resource utilization for various parameter value combinations measured with a Virtex® -7 device are detailed in Table 2-2.

Parameter Values						Device Resources				
Pipe Delay	Enable Data Width Matching	Memory Data Width	AXI Data Width	Memory Type	Enable Internal Registers	No. of Memory Banks	LUTs	FFs	Slices	F <sub>Max</sub> (MHz)
2	0	32	32	1	0	1	628	495	293	288
2	1	16	32	1	0	1	664	469	296	266
2	1	8	32	1	0	1	659	452	267	266
2	0	32	32	0	0	1	564	555	252	296
2	0	32	32	0	1	1	636	656	304	312
2	1	16	32	0	0	1	625	509	264	281
2	1	8	32	0	0	1	589	485	267	258

Table 2-2: Device Utilization – Virtex-7 FPGAs

The AXI EMC resource utilization for various parameter value combinations measured with a Kintex ®-7 and Zynq-7000 device are detailed in Table 2-3.

Table 2-3: Device Utilization – Kintex-7 and Zynq-7000 (Kintex-7 Based) FPGAs

			ļ	Device R	esource	5					
Pipe Delay	Parity	Enable Data Width Matching	Memory Data Width	AXI Data Width	Memory Type	Enable Internal Registers	No. of Memory Banks	LUTs	FFs	Slices	F <sub>Max</sub> (MHz)
2	0	1	8	32	1	0	1	669	452	271	281
2	1	0	32	32	0	0	1	559	555	277	320
2	0	1	16	32	1	0	1	676	469	334	274
2	1	1	8	32	0	0	1	612	482	266	274
2	0	0	32	32	1	0	1	634	495	361	304
2	1	0	32	32	0	1	1	631	656	336	312
2	1	1	16	32	0	0	1	616	506	273	274

The AXI EMC resource utilization for various parameter combinations measured with an Artix®-7 device are detailed in Table 2-4.

Table 2-4: Device Utilization – Artix-7 and Zynq-7000 FPGAs

				Device F	Resources	5					
Pipe Delay	Parity	Enable Data Width Matching	Memory Data Width	AXI Data Width	Memory Type	Enable Internal Registers	No. of Memory Banks	LUTs	FFs	Slices	F <sub>Max</sub> (MHz)
2	1	0	32	32	0	0	1	559	555	261	204
2	0	1	16	32	1	0	1	681	469	290	180
2	0	0	32	32	1	0	1	633	495	301	188
2	0	1	8	32	1	0	1	676	452	269	172
2	1	0	32	32	0	1	1	630	656	299	204
2	1	1	16	32	0	0	1	615	506	274	172
2	1	1	8	32	0	0	1	608	482	267	180

## **Port Descriptions**

The I/O signals are listed and described in Table 2-5.

#### Table 2-5: I/O Signal Descriptions

Signal Name	Interface	I/O	Initial State	Description					
AXI Global System Signals									
s_axi_aclk <sup>(1)</sup>	AXI	Ι	-	AXI clock					
s_axi_aresetn	AXI	Ι	-	AXI reset; active-Low					
rdclk <sup>(2)</sup>	System	I	-	Read clock to capture the data from memory					
	AXI4-LI	re In	terface	Signals <sup>(3)</sup>					
A	XI4 Write	Add	ress Ch	annel Signals					
s_axi_reg_awaddr[4:0]	AXI	Ι	-	AXI write address: The write address bus provides the address of the write transaction.					
s_axi_reg_awvalid	AXI	Ι	-	Write address valid: This signal indicates that valid write address and control information are available.					
s_axi_reg_awready	AXI	0	1	Write address ready: This signal indicates that the slave is ready to accept an address and associated control signals.					
AXI4Lite Write Data Channel Signals									
s_axi_reg_wdata[31: 0]	AXI	Ι	-	Write data					
s_axi_reg_wstb[3:0]	AXI	Ι	-	Write strobes: This signal indicates which byte lanes to update in memory.					
s_axi_reg_wvalid	AXI	Ι	-	Write valid. This signal indicates that valid write data and strobes are available.					
s_axi_reg_wready	AXI	0	1	Write ready. This signal indicates that the slave can accept the write data.					
AXI4 W	/rite Interf	ace	Respon	se Channel Signals					
s_axi_reg_bresp[1:0]	AXI	0	0x0	Write response: This signal indicates the status of the write transaction. 00 - OKAY 10 - SLVERR					
s_axi_reg_bvalid	AXI	0	0x0	Write response valid: This signal indicates that a valid write response is available.					
s_axi_reg_bready	AXI	Ι	-	Response ready: This signal indicates that the master can accept the response information.					
AX	4-Lite Rea	d Ad	ddress (	Channel Signals					
s_axi_reg_araddr[4:0]	AXI	Ι	-	Read address: The read address bus gives the address of a read transaction.					

Signal Name	Interface	I/O	Initial State	Description
s_axi_reg_arvalid	AXI	Ι	-	Read address valid: This signal indicates, when High, that the read address and control information is valid and remains stable until the address acknowledgement signal, arredy, is High.
s_axi_reg_arready	AXI	0	0x1	Read address ready: This signal indicates that the slave is ready to accept an address and associated control signals.
Α	XI4-Lite R	ead I	Data Ch	annel Signals
s_axi_reg_rdata[31:0]	AXI	0	0x0	Read data
s_axi_reg_rresp[1:0]	AXI	0	0x0	Read response: This signal indicates the status of the read transfer. 00 - OKAY 10 - SLVERR
s_axi_reg_rvalid	AXI	0	0x0	Read valid: This signal indicates that the required read data is available and the read transfer can complete.
s_axi_reg_rready	AXI	Ι	-	Read ready: This signal indicates that the master can accept the read data and response information.
A	XI4 Write	Add	ress Ch	annel Signals
s_axi_mem_awid [AXI ID Width-1:0]	AXI	Ι	-	Write address ID: This signal is the identification tag for the write address group of signals. ID width can be configured from 1 to 16 bits wide.
s_axi_mem_awaddr[31:0]	AXI	Ι	-	AXI Write address: The write address bus gives the address of the first transfer in a write burst transaction.
s_axi_mem_awlen[7:0]	AXI	Ι	-	Burst length: This signal gives the exact number of transfers in a burst. 00000000 - 11111111 indicates burst length 1 to 256.
s_axi_mem_awsize[2:0]	AXI	Ι	-	Burst size: This signal indicates the size of each transfer in the burst. 000 - 1-Byte 001 - 2-Byte (Half word) 010 - 4-Byte (word) others - NA (up to 128 bytes)
s_axi_mem_awburst[1:0]	AXI	Ι	-	Burst type: This signal coupled with the size information, details how the address for each transfer within the burst is calculated. 00 - Reserved 01 - INCR 10 - WRAP 11 - Reserved

Table 2-5: I/O Signal Descriptions (Cont'd)

Signal Name	Interface	I/O	Initial State	Description
s_axi_mem_awlock	AXI	Ι	-	Lock type: This signal provides additional information about the atomic characteristics of the transfer. This signal is not used in the design.
s_axi_mem_awcache[4:0]	AXI	Ι	-	Cache type: This signal indicates the bufferable, cacheable, write-through, write-back and allocate attributes of the transaction. Bit-0: Bufferable (B) Bit-1: Cacheable (C) Bit-2: Read Allocate (RA) Bit-3: Write Allocate (WA) The combination where C=0 and WA/RA=1 are reserved. This signal is not used in the design.
s_axi_mem_awprot[2:0]	AXI	Ι	-	Protection type: This signal indicates the normal, privileged, or secure protection level of the transaction and whether the transaction is a data access or an instruction access. Bit-0: 0=Normal access, 1=Privileged access Bit-1: 0=Secure access, 1=non-secure access Bit- 2: 0=data access; 1=instruction access This signal is not used in the design.
s_axi_mem_awvalid	AXI	Ι	-	Write address valid: This signal indicates that valid write address and control information are available.
s_axi_mem_awready	AXI	0	0	Write address ready: This signal indicates that the slave is ready to accept an address and associated control signals.
AXI4	Interface	Wri	te Data	Channel Signals
s_axi_mem_wdata [AXI ID Width-1:0]	AXI	Ι	-	Write data bus. The write data bus can be 32 or 64 bits wide.
s_axi_mem_wstb [(AXI ID Width/8)-1:0]	AXI	I	-	Write strobes: This signal indicates the byte lanes in S_AXI_WDATA are valid. There is one write strobe for every eight bits of the write data bus. WSTRB[n] corresponds to: WDATA[ $(8 \times n) + 7$ : $(8 \times n)$ ].
s_axi_mem_wlast	AXI	Ι	-	Write last: This signal indicates the last transfer in a write burst.
s_axi_mem_wvalid	AXI	Ι	-	Write valid: This signal indicates that valid write data and strobes are available.
s_axi_mem_wready	AXI	0	0	Write ready: This signal indicates that the slave can accept the write data.

Signal Name	Interface	I/O	Initial State	Description						
AXI4 Interface Write Response Channel Signals										
s_axi_mem_bid [CAXI ID Width-1:0]	AXI	0	0	Write response ID: This signal is the identification tag of the write response. The BID value must match the AWID value of the write transaction to which the slave is responding. ID width can be configured from 1 to 16 bits wide.						
s_axi_mem_bresp[1:0]	AXI	0	0	Write response: This signal indicates the status of the write transaction. 00 - OKAY 01 - EXOKAY - NA 10 - SLVERR - NA 11 - DECERR - NA						
s_axi_mem_bvalid	AXI	0	0	Write response valid: This signal indicates that a valid write response is available.						
s_axi_mem_bready	AXI	Ι	-	Response ready: This signal indicates that the master can accept the response information.						
AXI4 Interface Read Address Channel Signals										
s_axi_mem_arid [AXI ID Width-1:0]	AXI	Ι	-	Read address ID: This signal is the identification tag for the read address group of signals. ID width can be configured from 1 to 16 bits wide.						
s_axi_mem_araddr[31:0]	AXI	Ι	-	Read address: The read address bus gives the initial address of a read burst transaction.						
s_axi_mem_arlen[7:0]	AXI	I	-	Burst length: This signal gives the exact number of transfers in a burst. 00000000 - 11111111 indicates Burst Length 1 - 256.						
s_axi_mem_arsize[2:0]	AXI	Ι	-	Burst size: This signal indicates the size of each transfer in the burst.						
s_axi_mem_arburst[1:0]	AXI	Ι	-	Burst type: The burst type, coupled with the size information, details how the address for each transfer within the burst is calculated. 00 - Reserved 01 - INCR 10 - WRAP 11 - Reserved						
s_axi_mem_arlock	AXI	Ι	-	Lock type: This signal provides additional information about the atomic characteristics of the transfer. This signal is not used in the design.						

Signal Name	Interface	I/O	Initial State	Description
s_axi_mem_arcache[4:0]	AXI	Ι	-	Cache type: This signal provides additional information about the cacheable characteristics of the transfer. Bit-0: Bufferable (B) Bit-1: Cacheable (C) Bit-2: Read Allocate (RA) Bit-3: Write Allocate (WA) The combination where C=0 and WA/RA=1 are reserved. This signal is not used in the design.
s_axi_mem_arprot[2:0]	AXI	Ι	-	Protection type: This signal provides protection unit information for the transaction. This signal is not used in the design.
s_axi_mem_arvalid	AXI	Ι	-	Read address valid: This signal indicates, when High, that the read address and control information is valid and remains stable until the address acknowledgement signal, ARREDY, is High.
s_axi_mem_arready	AXI	0	0	Read address ready: This signal indicates that the slave is ready to accept an address and associated control signals.
AXI4	4 Interface	Rea	d Data	Channel Signals
s_axi_mem_rid [AXI ID Width-1:0]	AXI	0	0	Read ID tag: This signal is the ID tag of the read data group of signals. The RID value is generated by the slave and must match the ARID value of the read transaction to which it is responding. ID width can be configured from 1 to 16 bits wide.
s_axi_mem_rdata [AXI Data Width -1:0]	AXI	0	0	Read data bus. The read data bus can be 32 or 64 bits wide.
s_axi_mem_rresp[1:0]	AXI	0	0	Read response: This signal indicates the status of the read transfer. 00 - OKAY 01 - EXOKAY - NA 10 - SLVERR 11 - DECERR - NA
s_axi_mem_rlast	AXI	0	0	Read last: This signal indicates the last transfer in a read burst.
s_axi_mem_rvalid	AXI	0	0	Read valid: This signal indicates that the required read data is available and the read transfer can complete.
s_axi_mem_rready	AXI	Ι	-	Read ready: This signal indicates that the master can accept the read data and response information.

Signal Name	Interface	I/O	Initial State	Description							
External Memory Interface Signal											
mem_dq_i [Max Data Width of Memories - 1:0]	External memory	Ι	-	Memory input data bus. Max Memory Data Width is the maximum memory data width configured across all memory banks and can be set as 8, 16, 32, 64 bits wide.							
mem_dq_o [Max Data Width of Memories - 1:0]	External memory	0	0	Memory output data bus. Max Memory Data Width is the maximum memory data width configured across all memory banks and can be set as 8, 16, 32, 64 bits wide.							
mem_dq_t [Max Data Width of Memories - 1:0]	External memory	0	0	Memory output 3-state signal. Max Memory Data Width is the maximum memory data width configured across all memory banks and can be set as 8, 16, 32, 64 bits wide.							
mem_dq_parity_i [Max Data Width of Memories/8 - 1:0]	External memory	Ι	-	Memory parity input data bits. Max Memory Data Width is the maximum memory data width configured across all memory banks and can be set as 8, 16, 32, 64 bits wide.							
mem_dq_parity_o [Max Data Width of Memories/8 - 1:0]	External memory	0	0	Memory parity output data bits. Max Memory Data Width is the maximum memory data width configured across all memory banks and can be set as 8, 16, 32, 64 bits wide.							
mem_dq_parity_t [Max Data Width of Memories/8 - 1:0]	External memory	0	0	Memory parity 3-state signals. Max Memory Data Width is the maximum memory data width configured across all memory banks and can be set as 8, 16, 32, 64 bits wide.							
mem_a[31:0]	External memory	0	0	Memory address bus.							
mem_rpn	External memory	0	1	Memory reset/power down.							
mem_cen [No. of Memory Banks - 1:0]	External memory	0	1	Memory chip enables <sup>(4)</sup> ; active-Low. The valid range for Memory Banks is from 1 to 4.							
mem_oen [No. of Memory Banks - 1:0]	External memory	0	1	Memory output enable. The valid range for Memory Banks is from 1 to 4.							
mem_wen	External memory	0	1	Memory write enable.							
mem_qwen [(Max Data Width of Memories/8) - 1:0]	External memory	0	1	Memory qualified write enables. Max Memory Data Width is the maximum memory data width configured across all memory banks and can be set as 8, 16, 32, 64 bits wide.							
mem_ben [(Max Data Width of Memories/8) - 1:0]	External memory	0	0	Memory byte enables. Max Memory Data Width is the maximum memory data width configured across all memory banks and can be set as 8, 16, 32, 64 bits wide.							

Signal Name	Interface	I/O	Initial State	Description
mem_ce [No. of Memory Banks - 1:0]	External memory	0	0	Memory chip enables <sup>(4)</sup> ; active-High. The valid range for Memory Banks is from 1 to 4.
mem_adv_ldn	External memory	0	1	Memory advance burst address/load new address.
mem_lbon	External memory	0	1	Memory linear/interleaved burst order.
mem_cken	External memory	0	0	Memory clock enable.
mem_rnw	External memory	0	1	Memory read not write.
mem_cre	External memory	0	0	Command sequence configuration of PSRAM.
mem_wait	External memory	Ι	-	Input signal from Numonyx Flash device; This signal is used only when Memory Type is set to Numonyx Flash.

#### Notes:

1. The same clock and reset signals should be used for both the register and memory interfaces.

2. This clock is used to capture the data from memory. Connection to this port is required. In general, this should be connected to the system/bus clock. It can be connected to other clock nets, for example, the phase shift clock or feedback clock.

3. The AXI4-Lite interface is optional and is provided only when the Enable Internal Registers option is set.

4. Most asynchronous memory devices only use mem\_cen. Most synchronous memory devices use both mem\_cen and mem\_ce.

## **Register Description**

There are four internal registers in the AXI EMC design (Table 2-6). The memory map of the AXI EMC registers is determined by setting the Base Address in the Address Editor tab of the Vivado IP integrator. The internal registers of the AXI EMC are at a fixed offset from the base address and are byte accessible. The AXI EMC internal registers and their offset are listed in Table 2-6.

Table 2-6:	Internal Re	gisters	and	Offsets
------------	-------------	---------	-----	---------

AXI Lite Base Address + Offset (hex)	Register Name	Access Type	Default Value (hex)	Description
Base Address + 0x00	PARITY_ERR_ADDR_REG_0	Read	0x0	Bank-0 parity error address Register
Base Address + 0x04	PARITY_ERR_ADDR_REG_1	Read	0x0	Bank-1 parity error address Register

AXI Lite Base Address + Offset (hex)	Register Name	Access Type	Default Value (hex)	Description
Base Address + 0x08	PARITY_ERR_ADDR_REG_2	Read	0x0	Bank-2 parity error address Register
Base Address + 0x0C	PARITY_ERR_ADDR_REG_3	Read	0x0	Bank-3 parity error address Register
Base Address + 0x10	PSRAM_FLASH_CONFIG_REG_0	Write/ Read	0x24	Bank-0 PSRAM/FLASH Configuration Register
Base Address + 0x14	PSRAM_FLASH_CONFIG_REG_1	Write/ Read	0x24	Bank-1 PSRAM/FLASH Configuration Register
Base Address + 0x18	PSRAM_FLASH_CONFIG_REG_2	Write/ Read	0x24	Bank-2PSRAM/FLASH Configuration Register
Base Address + 0x1C	PSRAM_FLASH_CONFIG_REG_3	Write/ Read	0x24	Bank-3PSRAM/FLASH Configuration Register

Table 2-6: Internal Registers and Offsets (Cont'd)

#### Notes:

1. Based upon the no. of banks chosen, only those no. registers are available and accessible for read and write-if allowed.

2. Other registers are considered as nonexistent and AXI transaction returns gracefully if accessed.

#### PARITY ERROR ADDRESS Register (PARITY\_ERR\_ADDR\_REG\_x)

The AXI EMC Parity Error Address registers are read-only registers that provide the AXI address on which the parity error occurred. These registers are valid only when AXI4-Lite interface is enabled and Memory Type selected for the bank is Sync/Async SRAM. The number of such registers depends on the **Number of Memory Banks** set for the core.

There can be four PARITY\_ERR\_ADDR\_REG registers. Whenever a parity error occurs for a AXI read operation, the AXI EMC core updates this register with the address at which the error occurred. The Parity Error Address Register is shown in Figure 2-1 and described in Table 2-7.

31 0
------

DS762\_04

Figure 2-1: AXI EMC Parity Error address Register

Table 2-7: Parity Error Address Register Description

Bits	Name	Core Access	Reset Value	Description
31:0	PARITY_ERR_ADDR_REG_x	Read	0x0	Parity error register width

#### PSRAM/FLASH Configuration Register (PSRAM\_FLASH\_CONFIG\_REG\_X)

The PSRAM/FLASH configuration registers are write and read registers that are used for configuration of the controller for the PSRAM or flash memories. These registers are used to configure:

- PSRAM memory when AXI4-Lite interface is enabled and Memory Type selected for the bank is PSRAM.
- Flash memories in burst mode when AXI4-Lite interface is enabled, Memory Type selected for the bank is Numonyx Flash, and Burst mode for Numonyx Linear Flash memory is enabled.

The number of such registers depends on the **Number of Memory Banks** set for the core and the **Memory Type** selected in the associated Memory Bank.



**IMPORTANT:** For Memory Types selected across memory banks, see Allowable Memory Combinations in Chapter 3.

There can be four PSRAM\_FLASH\_CONFIG\_REG registers. The PSRAM/Linear Flash Burst mode configuration register is shown in Figure 2-2 and described in Table 2-8.



Figure 2-2: PSRAM / Linear Flash Configuration Register

Table 2-8:	PSRAM /	' Linear Flash	Configuration	Register	(PSRAM	_FLASH_	CONFIG	_REG_	_X)
------------	---------	----------------	---------------	----------	--------	---------	--------	-------	-----

Bits	Name	Core Access	Reset Value	Description
31	Control register enable (CRE)	Write/ Read	0x0	When set, next memory writes copies PSRAM_FLASH_CONFIG_REG_x[30:15] to the address lines[16:1] of flash
30	Read Mode (RM)	Write/ Read	0x0	<ul> <li>0 = Asynchronous Page Mode</li> <li>1 = Synchronous Burst Mode (Applicable when Numonyx Flash is switched to Sync Read Burst Mode)</li> </ul>
29:7	Reserved	N/A	0	Reserved. If read, might return undefined value. If written to these bits, is not updated.
6	CRE drive	Write/ Read	0	<ul> <li>0x0= Remove Drive Command for CRE</li> <li>0x1= Drive Command for CRE</li> </ul>
5:2	Reserved	Write/ Read	0x9	Reserved. If read, might return undefined value. If written to these bits, is not updated.

Bits	Name	Core Access	Reset Value	Description
1:0	Operational Mode	Write/ Read	0x0	<ul> <li>This bits describe the mode in which PSRAM is configured</li> <li>0x00= Asynchronous Mode</li> <li>0x01= Page Mode</li> <li>0x10= Reserved for future use (Burst Mode)</li> </ul>

Table 2-8: PSRAM / Linear Flash Configuration Register (PSRAM\_FLASH\_CONFIG\_REG\_X) (Cont'd)

#### Notes:

1. For Latency configurations and access details, see the respective PSRAM data sheet.

#### Configuring the Linear Flash in Sync Burst Read Mode

Table 2-9 provides the required bit settings for Sync Burst Linear Flash Memories Read Configuration Register. When Linear Flash is configured with sync burst read operations, the register configuration setting must be as provided in this table.

The Read configuration register is in the flash memory. The address for accessing this register is set as 0x284F.

Read Configuration Register (RCR)															
Read Mode	Latency Count		WAIT Polarity	RES	WAIT Delay	Burst Seq	CLK Edge	RES	RES	Burst Wrap	Bur	st Lei	ngth		
RM	LC[3:0]			WP	R	WD	BS	CE	R	R	BW	E	BL[2:0	]	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	1	0	0	0	0	1	0	0	1	1	1	1

Table 2-9: Linear Flash Sync Mode - Read Configuration Register (RCR)

The guideline for configuring the Sync Read Mode for Numonyx Linear Flash are as follows. This process is applicable to the memory bank with Memory Type configured for Numonyx Linear Flash.

- By default the Numonyx Linear Flash operates in Asynchronous mode. These settings are required while switching the read operation of memory from Asynchronous Read to Synchronous Read.
- Set bit 31 and 30 of PSRAM/Linear Flash Configuration Register for selected memory bank to 1.
- Drive the value of 0x284F on AXI address channel with 0x0003\_0060 on AXI write data channel. This should be of single beat AXI transaction.
- At the memory interface, this 32-bit transaction is converted in to two half word transactions. In first sequence, the mem\_a drives the 0x284F value on address lines while data lines carry 0x0060. In the next sequence, the mem\_a drives the 0x284F value on address lines while data lines carry 0x0003. This sequence updates the Read Configuration Register of Linear Flash to change the mode to Sync Read mode.

- The AXI EMC core behavior is designed on the basis of the above register bit settings, for any other bit settings the core behavior is not guaranteed.
- While switching from Sync to Async mode, the Sync mode settings of memory should be disabled by resetting the Read Configuration Register (bit 15) to 0. After this bit is reset, set the AXI EMC cores internal registers bit 31 and 30 to 0.
- After both the core and memory are reset with the bit settings mentioned above, the memory and the core operates in Asynchronous Read mode.



# Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the AXI External Memory Controller (EMC) core.

## **General Design Guidelines**

#### **Address Map Description**

The AXI EMC core supports up to four banks of external memory. The number of banks used is determined by the **Number of Memory Banks** configuration option and can take values between 1 and 4. The banks that are used are banks 0 to bank 3. Each bank of memory has its own independent base address and high address range. The address range of a bank of memory is restricted to have a size (in bytes) that is a power of 2 and is address-aligned. For an address-range of size is  $2^n$ , the *n* least significant bits of the base address is 0 and *n* least significant bits of the high address are 1. For example, a memory bank with an addressable range of 16 MB ( $2^{24}$ ) could have a base address of  $0 \times FF000000$  and a high address of  $0 \times ABCDD0000$  and a high address of  $0 \times ABCDFFFF$ . The AXI EMC core transactions must fall between the bank x base address and high address. The addresses for the memory banks can be configured through per bank **Base Address** and **High Address** configuration options provided in the Customize IP dialog box of the Vivado® IP catalog or through the Address Editor tab of IP integrator.

AXI EMC core also supports internal registers for Memory configurations. These registers are enabled by setting the **Enable Internal Register** option. The memory map for these internal registers get determined by the **Base Address** settings for the AXI EMC core in the Address Editor tab of Vivado IP integrator. For more detail on AXI EMC core internal register configurations, see Register Description in Chapter 2.

www.xilinx.com

### **Allowable Memory Combinations**

Following Memory Combinations are allowed across multiple banks of AXI EMC core:

- Asynchronous Linear/Page Mode flash memories can be combined with either PSRAM/ CellularRAM Memories or Async SRAM memories.
- Synchronous flash memories can be combined with either Synchronous SRAM memories, in which case mem\_wait for Sync SRAM should be left un-connected.
- Synchronous flash memories can be combined with any of the asynchronous memories, however in this combination mem\_wait for Asynchronous memories should be left un-connected. Combining Synchronous and Asynchronous memory types can result in added logic utilization and can impact maximum frequency of core operations and hence is not recommended.

The usage of negative edge registering stage on memory interface is limited to only Synchronous SRAMs in all four memory banks. For more information on negative edge registering, see Enable Neg Reg Edge I/O Registers, page 45.

### **Memory Data Types and Organization**

Memory can be accessed through the AXI EMC core as one of four types:

- Byte (8-bit)
- Halfword (16-bit)
- Word (32-bit)
- Doubleword (64-bit)

Data to and from the AXI interface is organized as little-endian. The bit and byte labeling for the big-endian data types is shown in Figure 3-1.





## **Connecting to Memory**

### **Clocking Synchronous Memory**

The AXI EMC core does not provide a clock output to any synchronous memory. The AXI clock should be routed through an output buffer to provide the clock to synchronous memory. To synchronize the synchronous memory clock to the internal FPGA clock, the FPGA system design should include a Mixed Mode Clock Manager (MMCM), external to the AXI EMC core, that uses the synchronous memory clock input as the feedback clock as shown in Figure 3-2. The synchronous clock output from the FPGA must be routed back to the FPGA on a clock pin.



*Figure 3-2:* Synchronous Memory Bank Clocked by FPGA Output With Feedback

If the synchronous memory is clocked by the same external clock as the FPGA, or if the clock feedback is not available, the DCM shown in Figure 3-3 should be included in the FPGA external to the AXI EMC core.



Figure 3-3: Synchronous Memory Bank Clocked by External Clock

### Address Bus, Data Bus and Control Signal Connections

The three primary considerations for connecting the controller to memory devices are the width of the AXI data bus, the width of the memory subsystem and the number of memory devices used. The data and address signals at the memory controller are labeled with little-endian bit labeling (for example, D(31:0) where D(31) is the MSB), and memory devices are also little-endian.

**Note:** Most asynchronous memory devices only use MEM\_CEN, while most synchronous memory devices use both MEM\_CEN and MEM\_CE. MEM\_CEN is a function of the address decode while MEM\_CE is a function of the state machine logic.

www.xilinx.com

For Address and Data connections to the external memory devices, see Tables 3-2, 3-4, 3-6, 3-8, 3-10, 3-12 and 3-14. In addition, Table 3-1 shows variables used in defining memory subsystem.

Table 3-1: Variables Used in Defining Memory Subsystem

Variable	Allowed Range	Definition
BN	3 down to 0	Memory bank number
DN	3 down to 0	Memory device number within a bank. The memory device attached to the most significant bit in the memory subsystem is 0 to 3.
MW	8 to 64	Width in bits of memory subsystem (8, 16, 32, and 64 are allowed values)
DW	63 down to 1	Width in bits of data bus for memory device
MAW	32 down to 1	Width in bits of address bus for memory device
AU	63 down to 1	Width in bits of smallest addressable data word on the memory device
AS	X <sup>(1)</sup>	Address shift for address bus = $log_2((MW \times AU/DW)/8)$
HAW	32 down to 1	Width in bits of AXI address bus

#### Notes:

1. The value of X depends on variables MW, AU and DW.

#### **Connecting to SRAM**

Table 3-2:	Core To	Memory	Interconnect
------------	---------	--------	--------------

Description	AXI EMC Signals (MSB:LSB)	Memory Device Signals (MSB:LSB)
Data bus	$MEM_DQ(((DN+1) \times DW)-1:DN \times DW)$	D(DW-1:0)
Address bus	MEM_A(MAW-AS-1:AS)	A(MAW-1:0)
Chip enable (active-Low)	MEM_CEN(BN)	CEN
Output enable (active-Low)	MEM_OEN	OEN
Write enable (active-Low)	MEM_WEN	WEN (for devices that have byte enables)
Qualified write enable (active-Low)	MEM_QWEN(DN×DW/8)	WEN (for devices that do not have byte enables)
Byte enable (active-Low)	MEM_BEN((((DN+1) × DW/8)-1):(DN × DW/8))	BEN(DW/8-1:0)

#### Example 1: Connection to 32-bit memory using two IDT71V416S SRAM parts

Table 3-3 shows variables for a simple SRAM example.

Table 3-3: Variables For Simple SRAM Example

Variable	Value	Definition
BN	0	Memory bank number
DN	1 down to 0	Memory device number within a bank. The memory device attached to the most significant bit in the memory subsystem is 0; device numbers increase toward the least significant bit.
MW	32	Width in bits of memory subsystem
DW	16	Width in bits of data bus for memory device
MAW	18	Width in bits of address bus for memory device
AU	16	Width in bits of smallest addressable data word on the memory device
AS	2	Address shift for address bus = $log_2((MW \times AU/DW)/8)$
HAW	32	Width in bits of host address bus (for example, AXI)

Table 3-4 shows connection to 32-bit memory using two IDT71V416S (256K × 16-bit) parts.

Table 3-4:	Connection to	o 32-bit	Memory	Using 1	Two	IDT71V41	L6S Parts
------------	---------------	----------	--------	---------	-----	----------	-----------

DN	Description	AXI EMC Signals (MSB:LSB)	Memory Device Signals (MSB:LSB)	
	Data bus	MEM_DQ(15:0)	I/O(15:0)	
	Address bus	MEM_A(19:2)	A(17:0)	
0	Chip enable (active-Low)	MEM_CEN(0)	CS	
0	Output enable (active-Low)	MEM_OEN	OE	
	Write enable (active-Low)	MEM_WEN	WE	
	Byte enable (active-Low)	MEM_BEN(1:0)	BHE:BLE	
	Data bus	MEM_DQ(31:16)	I/O(15:0)	
	Address bus	MEM_A(19:2)	A(17:0)	
1	Chip enable (active-Low)	MEM_CEN(0)	CS	
T	Output enable (active-Low)	MEM_OEN	OE	
	Write enable (active-Low)	MEM_WEN	WE	
	Byte enable (active-Low)	MEM_BEN(3:2)	BHE:BLE	

### **Connecting to Byte Parity Memory**

# Connection to 32-bit memory using two IS61LVPS25636A Asynchronous SRAM parts

Table 3-5 shows the variables for a simple SRAM example.

Table 3-5: Variables for Simple SRAM Example

Variable	Value	Definition
BN	0	Memory bank number
DN	0	Memory device number within a bank. The memory device attached to the most significant bit in the memory subsystem is 0; device numbers increase toward the least significant bit.
MW	32	Width in bits of memory subsystem
DW	32	Width in bits of data bus for memory device
MAW	18	Width in bits of address bus for memory device
AU	32	Width in bits of smallest addressable data word on the memory device
AS	2	Address shift for address bus = $\log_2((MW \times AU/DW)/8)$
HAW	32	Width in bits of host address bus (for example, AXI)

Table 3-6 shows the connection to 32-bit memory using two IDT71V416S (256K  $\times$  16-bit) parts.

Table 3-6:	Connection to	o 32-bit Memory	Using Two	IDT71V416S Parts
------------	---------------	-----------------	-----------	------------------

DN	Description	AXI EMC Signals (MSB:LSB)	Memory Device Signals (MSB:LSB)
	Data bus	MEM_DQ(31:0)	I/O(15:0)
0	Address bus	MEM_A(19:2)	A(0:17)
	Chip enable (active-Low)	MEM_CEN(0)	CS
	Output enable (active-Low)	MEM_OEN	OE
	Write enable (active-Low)	MEM_WEN	WE
	Byte enable (active-Low)	MEM_BEN(3:0)	BWAb, BWBb, BWCb, BWDb
	Parity Bits	MEM_DQ_PARITY(3:0)	I/O(35:32)

### **Connecting to Intel StrataFlash**

StrataFlash parts contain an identifier register, a status register, and a command interface. Therefore, the bit label ordering for these parts is critical to enable correct operation. Table 3-7 shows an example of how to connect the big-endian AXI EMC bus to the little-endian StrataFlash parts. The correct connection ordering is also indicated in a more general form in Table 3-2. StrataFlash parts have an x8 mode and an x16 mode, selectable with the BYTE# input pin. To calculate the proper address shift, the minimum addressable word is 8 bits for both x8 and x16 modes, because A0 always selects a byte.

#### Example 2: Connection to 32-bit Memory Using two StrataFlash Parts in x16 Mode

This configuration supports byte read, but not byte write. The smallest data type that can be written is 16-bit data. Table 3-7 shows the variables for StrataFlash (x16 mode) example.

Variable	Value	Definition
BN	0	Memory bank number
DN	0 to 1	Memory device number within a bank. The memory device attached to the most significant bit in the memory subsystem is 0; the device numbers increase toward the least significant bit.
MW	32	Width in bits of memory subsystem
DW	16	Width in bits of data bus for memory device
MAW	24	Width in bits of address bus for memory device
AU	8	Width in bits of smallest addressable data word on the memory device
AS	1	Address shift for address bus = $\log_2((MW \times AU/DW)/8)$
HAW	32	Width in bits of host address bus (for example, AXI)

Table 3-7: Variables For StrataFlash (x16 mode) Example

Table 3-8 shows the connection to 32-bit memory using two StrataFlash parts.

Table 3-8:	Connection to	32-bit Memory	Using Two	o StrataFlash Parts
------------	---------------	---------------	-----------	---------------------

DN	Description	AXI EMC Signals (MSB:LSB)	StrataFlash Signals (MSB:LSB)
	Data bus	MEM_DQ(15:0)	DQ(15:0)
	Address bus	MEM_A(24:1)	A(23:0)
	Chip enable (active-Low)	GND, GND, MEM_CEN(0)	CE(2:0)
0	Output enable (active-Low)	MEM_OEN	OE#
0	Write enable (active-Low)	MEM_QWEN(0)	WE#
	Reset/Power down (active-Low)	MEM_RPN	RP#
	Byte mode select (active-Low)	N/A - tie to GND	BYTE#
	Program enable (active-High)	N/A - tie to VCC	V <sub>PEN</sub>

DN	Description	AXI EMC Signals (MSB:LSB)	StrataFlash Signals (MSB:LSB)
	Data bus	MEM_DQ(31:16)	DQ(15:0)
	Address bus	MEM_A(24:1)	A(23:0)
	Chip enable (active-Low)	GND, GND, MEM_CEN(0)	CE(2:0)
1	Output enable (active-Low)	MEM_OEN	OE#
L	Write enable (active-Low)	MEM_QWEN(2)	WE#
	Reset/Power down (active-Low)	MEM_RPN	RP#
	Byte mode select (active-Low)	N/A - tie to GND	BYTE#
	Program enable (active-High)	N/A - tie to VCC	V <sub>PEN</sub>

Table 3-8: Connection to 32-bit Memory Using Two StrataFlash Parts (Cont'd)

#### Example 3: Connection to 32-bit Memory Using Four StrataFlash Parts in x8 Mode

This configuration supports byte reads and writes. Table 3-9 shows the variables for the StrataFlash (x8 mode) example.

Table 3-9: Variables for StrataFlash (x8 mode) Example

Variable	Value	Definition
BN	0	Memory bank number
DN	0 to 3	Memory device number within a bank. The memory device attached to the most significant bit in the memory subsystem is 0; the device numbers increase toward the least significant bit.
MW	32	Width in bits of memory subsystem
DW	8	Width in bits of data bus for memory device
MAW	24	Width in bits of address bus for memory device
AU	8	Width in bits of smallest addressable data word on the memory device
AS	2	Address shift for address bus = $\log_2((MW \times AU/DW)/8)$
HAW	32	Width in bits of host address bus (for example, AXI)

Table 3-10 shows the connection to 32-bit memory using four StrataFlash parts.

DN	Description	AXI EMC Signals (MSB:LSB)	StrataFlash Signals (MSB:LSB)
	Data bus	MEM_DQ(7:0)	DQ(7:0) <sup>(1)</sup>
	Address bus	MEM_A(23:2)	A(21:0)
	DescriptionAXI EMC Signals (MSB:LSB)Data busMEM_DQ(7:0)Address busMEM_A(23:2)Chip enable (active-Low)GND, GND, MEM_CEN(0)Output enable (active-Low)MEM_QWEN(0)Reset/Power down (active-Low)MEM_RPNByte mode select (active-Low)N/A - tie to GNDProgram enable (active-High)N/A - tie to VCCData busMEM_DQ(15:8)Address busMEM_DQ(15:8)Address busMEM_OENWrite enable (active-Low)GND,GND, MEM_CEN(0)Output enable (active-Low)MEM_OENWrite enable (active-Low)MEM_QWEN(1)Reset/Power down (active-Low)MEM_QWEN(1)Reset/Power down (active-Low)MEM_QU23:16)Address busMEM_DQ(23:16)Address busMEM_A(23:2)Chip enable (active-Low)MEM_QUEN(2)Reset/Power down (active-Low)MEM_QUEN(2)Reset/Power down (active-Low)MEM_QUEN(2)Reset/Power down (active-Low)MEM_QUEN(2)Reset/Power down (active-Low)MEM_QUEN(2)Reset/Power down (active-Low)MEM_QUEN(2)Reset/Power down (active-Low)MEM_A(23:2)Chip enable (active-Low)MEM_A(23:2)Chip enable (active-Low)MEM_A(23:2)Chip enable (active-Low)MEM_CQUEN(2)Reset/Power down (active-Low)MEM_CQUEN(2)Reset/Power down (active-Low)MEM_CQUEN(2)Reset/Power down (active-Low)MEM_CQUEN(2)Data busMEM_OQ(31:24)Address busMEM_OQUEN(3)Reset/P	CE(2:0)	
0	Output enable (active-Low)	scriptionAXI EMC Signals (MSB:LSB)MEM_DQ(7:0)MEM_A(23:2)inctive-Low)GND, GND, MEM_CEN(0)active-Low)MEM_OENactive-Low)MEM_RPNect (active-Low)N/A - tie to GNDile (active-Low)N/A - tie to VCCMEM_DQ(15:8)met_A(23:2)active-Low)GND, GND, MEM_CEN(0)active-Low)GND, GND, MEM_CEN(0)active-Low)GND, GND, MEM_CEN(0)active-Low)MEM_QUEN(1)lown (active-Low)MEM_RPNect (active-Low)MEM_RPNect (active-Low)M/A - tie to GNDile (active-Low)MEM_CQUEN(1)lown (active-Low)MEM_QUEN(1)lown (active-Low)MEM_RPNect (active-Low)M/A - tie to GNDile (active-Low)MEM_DQ(23:16)met_A(23:2)MEM_QUEN(2)active-Low)MEM_QWEN(2)down (active-Low)MEM_RPNlect (active-Low)N/A - tie to GNDile (active-Low)MEM_RPNlect (active-Low)MEM_CQUEN(2)active-Low)MEM_CQUEN(2)active-Low)MEM_COEN(active-Low)MEM_OEN(active-Low)MEM_OEN(active-Low)MEM_PRN(active-Low)MEM_RPN(active-Low)MEM_RPN(active-Low)MEM_RPN(active-Low)MEM_RPN(active-Low)MEM_RPN(active-Low)MEM_RPN(active-Low)MEM_RPN(active-Low)MA - tie to GND(	OE#
0	Write enable (active-Low)	MEM_QWEN(0)	WE#
	Reset/Power down (active-Low)	MEM_RPN	RP#
	Byte mode select (active-Low)	AXI EMC Signals (MSB:LSB)           MEM_DQ(7:0)           MEM_A(23:2)           O           GND, GND, MEM_CEN(0)           DW)           MEM_QWEN(0)           re-Low)           N/A - tie to GND           High)           N/A - tie to VCC           MEM_DQ(15:8)           MEM_CEN           V)           GND,GND, MEM_CEN(0)           DOW           MEM_DQ(15:8)           MEM_OEN           V)           MEM_QWEN(1)           re-Low)           MEM_RPN           -Low)           MEM_QWEN(1)           re-Low)           MEM_RPN           -Low)           N/A - tie to GND           High)           N/A - tie to VCC           MEM_DQ(23:16)           MEM_QWEN(2)           re-Low)           MEM_QWEN(2)           re-Low)           MEM_RPN           -Low)           MEM_QUEN           V)           MEM_QUEN           re-Low)           MEM_RPN           -Low)           N/A - tie to GND	BYTE#
	Program enable (active-High)	N/A - tie to VCC	V <sub>PEN</sub>
	Data bus	MEM_DQ(15:8)	DQ(7:0) <sup>()</sup>
	Address bus	AXI EMC Signals (MSB:LSB)           MEM_DQ(7:0)         I           MEM_A(23:2)         I           GND, GND, MEM_CEN(0)         I           MEM_OEN         I           MEM_QWEN(0)         I           MEM_RPN         I           N/A - tie to GND         I           MEM_DQ(15:8)         I           MEM_OEN         I           MEM_A(23:2)         I           GND,GND, MEM_CEN(0)         I           MEM_QWEN(1)         I           MEM_QWEN(1)         I           MEM_QWEN(1)         I           MEM_QUEN(1)         I           N/A - tie to GND         I           N/A - tie to GND         I           MEM_DQ(23:16)         I           MEM_OEN         I           MEM_OEN         I           MEM_QWEN(2)         I           MEM_QUEN(2)         I           MEM_RPN         I           N/A - tie to GND         I           N/A - tie to GND         I           MEM_RPN         I           MEM_QUEN(3)         I           MEM_QUEN(3)         I           MEM_QUEN(3)         I           M	A(21:0)
	Chip enable (active-Low)	GND,GND, MEM_CEN(0)	CE(2:0)
1	Output enable (active-Low)	MEM_OEN	OE#
L L	Write enable (active-Low)	MEM_QWEN(1)	WE#
	Reset/Power down (active-Low)	Act Ever Signals (WSB:LSB)ata busMEM_DQ(7:0)idress busMEM_A(23:2)ip enable (active-Low)GND, GND, MEM_CEN(0)utput enable (active-Low)MEM_QWEN(0)wiset/Power down (active-Low)MEM_RPNre mode select (active-Low)N/A - tie to GNDgram enable (active-Low)MEM_DQ(15:8)ddress busMEM_QUEN(1)viset/Power down (active-Low)GND,GND, MEM_CEN(0)ata busMEM_DQ(15:8)ddress busMEM_QUEN(1)viset/Power down (active-Low)MEM_QUEN(1)viset/Power down (active-Low)MEM_QUEN(1)viset/Power down (active-Low)MEM_QUEN(1)viset/Power down (active-Low)MEM_QUEN(1)viset/Power down (active-Low)MEM_RPNre mode select (active-Low)MEM_COENogram enable (active-Low)MEM_OENvip enable (active-Low)MEM_OENviset/Power down (active-Low)MEM_QWEN(2)viset/Power down (active-Low)MEM_RPNre mode select (active-Low)MEM_RPNre mode select (active-Low)MEM_CENvip enable (active-Low)MEM_QWEN(2)viset/Power down (active-Low)MEM_RPNre mode select (active-Low)MEM_RPNre mode select (active-Low)MEM_RPNvip enable (active-Low)MEM_OENvip enable (active-Low)MEM_OEN<	RP#
DivDetsData busAddress busChip enable (adOutput enableWrite enable (adReset/Power dodByte mode seleProgram enableData busAddress busChip enable (adOutput enable (adOutput enable (adOutput enable (adOutput enable (adOutput enable (adOutput enable (adReset/Power dodByte mode seleProgram enableData busAddress busChip enable (adOutput enableQuitput enableQuitput enableAddress busChip enable (adOutput enableQuitput enableProgram enableQuitput enable	Byte mode select (active-Low)	N/A - tie to GND	BYTE#
	Program enable (active-High)	AXI EMC Signals (MSB:LSB)         DQ(7: 0           MEM_DQ(7:0)         DQ(7: 0           MEM_A(23:2)         A(21:0)           MEM_CON, GND, MEM_CEN(0)         CE(2:0)           W)         MEM_OEN         OE#           I)         MEM_QWEN(0)         WE#           re-Low)         MEM_RPN         RP#           -Low)         N/A - tie to GND         BYTE#           High)         N/A - tie to VCC         VPEN           MEM_DQ(15:8)         DQ(7:           MEM_A(23:2)         A(21:0)           MEM_AC23:2)         A(21:0)           MEM_DQ(15:8)         DQ(7:           MEM_AC23:2)         A(21:0)           WW         MEM_QWEN(1)         WE#           'e-Low)         MEM_RPN         CE(2:0)           WW)         MEM_QUEN(1)         WE#           'e-Low)         MEM_RPN         RP#           -Low)         N/A - tie to GND         BYTE#           High)         N/A - tie to GND         CE(2:0)           WW         MEM_OEN         OE#           /)         GND, GND, MEM_CEN(0)         CE(2:0)           DW)         MEM_QUEN(2)         WE#           're-Low)         MEM_RPN	V <sub>PEN</sub>
	Data bus	MEM_DQ(23:16)	DQ(7:0) <sup>(1)</sup>
	Address bus	AXI EMC Signals (MSB:LSB)MEM_DQ(7:0)DCMEM_A(23:2)A(GND, GND, MEM_CEN(0)CEMEM_OENMEMEM_QWEN(0)WMEM_RPNRFN/A - tie to GNDBYN/A - tie to VCCVpMEM_DQ(15:8)DCMEM_QWEN(1)WMEM_QWEN(1)WMEM_QWEN(1)WMEM_RPNRFN/A - tie to GNDBYN/A - tie to GNDBYN/A - tie to GNDBYN/A - tie to GNDCEMEM_QUEN(1)WMEM_RPNRFN/A - tie to GNDDCMEM_DQ(23:16)DCMEM_OENOFMEM_OENOFMEM_QWEN(2)WMEM_QWEN(2)WMEM_RPNRFN/A - tie to GNDBYN/A - tie to GNDBYN/A - tie to GNDGFMEM_DQ(31:24)DCMEM_OENOFMEM_OENOFMEM_QWEN(3)WMEM_QWEN(3)WMEM_RPNRFN/A - tie to GNDBYN/A - tie to GNDGFMEM_QWEN(3)WMEM_RPNRFN/A - tie to GNDBYN/A - tie to GNDBYN/A - tie to GNDBYN/A - tie to GNDBYN/A - tie to GNDBYMAA - tie to GNDBYN/A - tie to GNDBYN/A - tie to GNDBYN/A - tie to VCCVpME	A(21:0)
	Chip enable (active-Low)	GND, GND, MEM_CEN(0)	CE(2:0)
2	Output enable (active-Low)	MEM_OEN	OE#
2	Write enable (active-Low)	MEM_QWEN(2)	WE#
	Reset/Power down (active-Low)	MEM_RPN	RP#
	Byte mode select (active-Low)	N/A - tie to GND	BYTE#
	Program enable (active-High)	N/A - tie to VCC	V <sub>PEN</sub>
	Data bus	MEM_DQ(31:24)	DQ(7:0) <sup>(1)</sup>
	Address bus	MEM_A(23:2)	A(21:0)
	Chip enable (active-Low)	GND, GND, MEM_CEN(0)	CE(2:0)
2	Output enable (active-Low)	MEM_OEN	OE#
5	Write enable (active-Low)	MEM_QWEN(3)	WE#
	Reset/Power down (active-Low)	MEM_RPN	RP#
	Byte mode select (active-Low)	N/A - tie to GND	BYTE#
	Program enable (active-High)	N/A - tie to VCC	V <sub>PEN</sub>

Table 3-10:	Connection to 32-bit Memory Using Four	StrataFlash Parts
-------------	--	-------------------

#### Notes:

1. In an x8 configuration, DQ(15:8) are not used and should be treated according to the data sheet of the manufacturer.

### **Connecting to Spansion Page Mode Flash S29GL032N**

Table 3-11 shows the variables for the Spansion Page Mode Flash (x16 mode) example.

Table 3-11: Variables for Page Mode Flash (x16 mode) Example

Variable	Value	Definition
BN	0	Memory bank number
DN	0	Memory device number within a bank. The memory device attached to the most significant bit in the memory subsystem is 0.
MW	32	Width in bits of memory subsystem
DW	16	Width in bits of data bus for memory device
MAW	21	Width in bits of address bus for memory device
AU	16	Width in bits of smallest addressable data word on the memory device
AS	1	Address shift for address bus = $log_2((MW \times AU/DW)/8)$
HAW	32	Width in bits of host address bus (for example, AXI)

Table 3-12: Connection to 16-bit Memory Using Page Mode Flash Parts

DN	Description	AXI EMC Signals (MSB:LSB)	PagemModeFlash Signals (MSB:LSB)
	Data bus	MEM_DQ(15:0)	DQ(15:0)
	Address bus	MEM_A(22:1)	A(21:0)
	Chip enable (active-Low)	MEM_CEN(0)	CE
0	Output enable (active-Low)	MEM_OEN	OE#
0	Write enable (active-Low)	MEM_QWEN(0)	WE#
	Reset/Power down (active-Low)	MEM_RPN	RP#
	Byte mode select (active-Low)	N/A - tie to VCC	BYTE#
	Program enable (active-High)	N/A - tie to VCC	WP#

#### **Connecting to PSRAM**

Variable	Value	Definition
BN	0	Memory bank number
DN	0	Memory device number within a bank. The memory device attached to the most significant bit in the memory subsystem is 0.
MW	32	Width in bits of memory subsystem
DW	16	Width in bits of data bus for memory device
MAW	23	Width in bits of address bus for memory device
AU	16	Width in bits of smallest addressable data word on the memory device

Variable	Value	Definition	
AS	1	Address shift for address bus = log <sub>2</sub> ((MW*AU/DW)/8)	
HAW	32	Width in bits of host address bus (for example, AXI)	

#### Table 3-13: Variables PSRAM (x16 mode) Example (Cont'd)

#### Table 3-14: Connection to 16-bit Memory Using PSRAM Parts

DN	Description	AXI EMC Signals (MSB:LSB)	PageModeFlash Signals (MSB:LSB)
	Data bus	MEM_DQ(15:0)	DQ(15:0)
	Address bus	MEM_A(22:1)	A(21:0)
	Chip enable (active-Low)	MEM_CEN(0)	CE
	Output enable (active-Low)	MEM_OEN	OE#
0	Write enable (active-Low)	MEM_QWEN(0)	WE#
	Reset/Power down (active-Low)	MEM_RPN	RP#
	Byte Enable (active-Low)	Mem_BEN(1:0)	UB#, LB#
	Control Register Enable (active-High)	Mem_CRE	CRE

#### **Software Considerations**

Absolute memory addresses are frequently required for specifying command sequences to flash memory devices.



**IMPORTANT:** Due to the memory address shift (AS), any absolute addresses that must appear on the memory device address bus must also have the source AXI address left-shifted to compensate for the AS.

## **Timing Diagrams**

Figure 3-4 is the read timing representation for Sync SRAM memories.



Figure 3-4: Read Timing Representation of 32-bit Sync SRAM with Pipeline Delay 2



#### Figure 3-5 is the write timing representation for Sync SRAM memories.



Figure 3-6 is the read timing representation for Async SRAM memories.



Figure 3-6: Read Timing Representation of 32-bit Async SRAM



#### Figure 3-7 is the write timing representation for Async SRAM memories.



Figure 3-8 is the read timing representation for Linear Flash memories



Figure 3-8: Read Timing Representation of Linear Flash memories



#### Figure 3-9 is the write timing representation for Linear Flash memories



Figure 3-10 is the read timing representation for Page Mode Flash memories.



Figure 3-10: Read Timing Representation for Page Mode Flash memories



Figure 3-11 is the read timing representation for Numonyx Linear Flash memories.







Figure 3-12: Write Timing Representation for Numonyx Linear Flash memories



Figure 3-13 is the Sync Read timing representation for Numonyx Linear Flash memories.

Figure 3-13: Sync Read timing Representation for Numonyx Linear Flash memories



# Customizing and Generating the Core

This chapter includes information about using the Vivado® Design Suite to customize and generate the AXI External Memory Controller (EMC) core.

If you are customizing and generating the core in the Vivado IP integrator, see the *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* (UG994) [Ref 4] for detailed information. IP integrator might auto-compute certain configuration values when validating or generating the design. To check whether the values do change, see the description of the parameter in this chapter. To view the parameter value you can run the validate\_bd\_design command in the Tcl Console.

### **Vivado Integrated Design Environment**

You can customize the IP for use in your design by specifying values for the various parameters associated with the IP core using the following steps:

- 1. Select the IP from the IP catalog.
- 2. Double-click the selected IP, or select the **Customize IP** command from the toolbar or popup menu.

For details, see the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 2] and the Vivado Design Suite User Guide: Getting Started (UG910) [Ref 3].

*Note:* Figures in this chapter are illustrations of the Vivado IDE. This layout might vary from the current version.

Figure 4-1 shows the Customize IP dialog box for AXI EMC.

www.xilinx.com

J	Customize IP	,			×
AXI EMC (2.0)					A
🍘 Documentation 📄 IP Location 🧔 Switch to Def	aults				
Show disabled ports	Component Name axi_emc_0				0
<u></u>	AXI EMC Memory Bank 1 Adv	anced Configuration			
	AXI Data Width		32 👻	]	
	AXI ID Width		4 💿	[016]	
	Maximum Data Width of Memories		32 -	]	
	Number of Memory Banks	Description	1 ····		_
	Memory Bank	Base Addr	ess OxAFFF	High Address	-
t t t t t t t t t t t t t t					
				OK Canc	el

Figure 4-1: AXI EMC Customize IP Dialog Box

The AXI EMC options are as follows:

#### **AXI Clock Period**

AXI4 interface clock rate can be set from a time period equivalent to 50 MHz (or 20,000 ps) to 200 MHz frequency (or 5,000 ps).

#### **Linear Flash Clock Period**

Linear Flash Clock Period must be integer multiple of AXI Clock Period. For example, if AXI Clock Period is set to a frequency of 100 MHz (or 10,000 ps), Linear Flash Clock Period must be set to a frequency of 50 MHz (or 20,000 ps).

#### AXI Data Width

If the targeted memory is set to Numonyx linear Flash memory and Sync burst is enabled, the AXI4 Data Bus Width must be set to 32-bit. For any other memory, the AXI4 Data Bus Width can be set to either 32 or 64 bits.

www.xilinx.com

### **Enable Burst Mode for LFlash**

When set, enables Burst mode for Numonyx Linear Flash memory. By default Burst Mode is disabled for Numonyx linear Flash memory. This option is not applicable when Numonyx Flash is not set for any of the Memory Bank.

#### **Enable Internal Registers**

When set, includes AXI4-LITE interface for accessing internal core registers. This option is applicable when Sync SRAM, PSRAM or Linear Flash Memory in Sync Mode is set for any of the Memory Bank.

### Enable Neg Reg Edge I/O Registers

This option is applicable only when Memory Type selected for all banks is Sync SRAM.

When set, inserts addition falling edge register stage on all inputs and outputs signals to the memory. By default or when not set, all inputs and output signals to the memory are sampled on rising edge of EMC clock.

This option should only be set after considering the following recommendations:

#### **FPGA to Memory:**

Tfpga\_output\_buffer\_delay + Tmemory\_setup + Tboard\_route\_delay < Clock\_period / 2

#### Memory to FPGA:

Tmemory\_output\_bufferdelay + Tfpga\_setup + Tboard\_route\_delay < Clock\_period / 2</pre>

where,

*Tfpga\_output\_buffer\_delay* is the delay between the flop output and the output pin.

*Tmemory\_setup* is the memory input setup time requirement.

*Tboard\_route\_delay* is time delay between FPGA output pin to Memory input pin and vice versa.

*Tfpga\_setup* is the input setup time requirement of input pins of FPGA.

#### Maximum Data Width

This option should be set to the maximum memory data width configured across all memory banks. Maximum Data Width option can be set as 8, 16, 32, or 64 bits wide.

### No. of Memory Banks

Number of memory banks: The valid range for Memory Banks is from 1 to 4. For each memory bank a tab is provided for bank specific memory configurations. The tab needs to set for the memory type and for the timing parameters associated with the selected memory type.

### **Base Address**

Per Bank Base Address for the Memory, the base address for each enabled bank must be set as per the System Address Map requirement. For more details on Memory Address Generation, see Address Map Description, page 25.

### **High Address**

Per Bank High Address for the Memory, the high address for each enabled bank must be set as per the System Address Map requirement. For more details on Memory Address Generation, see Address Map Description, page 25.

	Customize IP	×
AXI EMC (2.0)		R
👹 Documentation 🚞 IP Location 🧔 Swite	ch to Defaults	
Show disabled ports	Component Name       axi_emc_0         Board       AXI EMC       Memory Bank 1       Advanced Configuration         Memory Type       Sync SRAM             Data Width       15             Parity       No Parity               Delay Model       Flow Through Model               Timing Parameters(In Pico Seconds)                 Read CE Low to Data Valid Period       15000                 Page Access Period       25000                   Read OE High to Data Bus HZ Period       7000                 Write Cycle Period       15000                   Write Phase Period       12000                   Write Recovery Period For Flash Memory       27000	
	ОК	Cancel

Figure 4-2 shows the Customize IP dialog box for each memory bank of AXI EMC core.

Figure 4-2: Memory Bank of AXI EMC

#### **Memory Type**

Memory Type for the selected bank can configured as Sync SRAM, Async SRAM, Linear Flash, Page Mode Flash, PSRAM, or Numonyx Flash. For the supported memory combinations across memory banks, see Allowable Memory Combinations, page 26.

#### Data Width

Memory data width for the selected bank, Data Width of the Memory connected to the bank can be set as 8, 16, 32, or 64 bits wide.

#### Parity

Parity is applicable only when Memory Type selected for the bank is Sync SRAM or Async SRAM. Parity for the memory can be set as No parity, Odd Parity, or Even Parity.

### **Enable Data Width Matching**

This option allows Memory Data width for the bank to be different than the configured AXI Data Width. This option should be enabled only when Memory data width for the bank does not match with the configured AXI DATA WIDTH.

### **Delay Model**

This configuration option is applicable only when Memory Type selected for the bank is Sync SRAM. The Delay Model for the Sync SRAM can be set as a Flow-Through model or Pipeline Model. See Timing Diagrams, page 37.

### **Read CE Low to Data Valid Period**

Read Chip Enable to Data Valid Period specification for the memory in the selected bank. This configuration option is applicable only when memory type in the bank is asynchronous. This option is equivalent to tACE for asynchronous SRAM and tELQV for flash memory in the respective memory device data sheets.

### **Read Address Valid to Data Valid Period**

Read Address Valid to Data Valid Period specification for the memory in the selected bank. This configuration option is applicable only when memory type in the bank is asynchronous. This option is equivalent to tAA for asynchronous SRAM and tAVQV for flash memory in the respective memory device data sheets.

**Note:** Read cycle time for AXI EMC core is determined by Read CE Low to Data Valid Period and Read Address Valid to Data Valid Period configuration settings and is the Maximum[Read CE Low to Data Valid Period, Read Address Valid to Data Valid Period].

#### **Page Access Period**

Page Access Period specification for the asynchronous flash memory in the selected bank. This configuration option is applicable only when memory type in the bank is Page Mode Flash Memory. This option is equivalent to tPACC in the Page Mode Flash device data sheet and must be assigned only when Memory Type selected for the bank is Page Mode Flash.

### Read CE High to Data Bus HZ Period

Read CE high to data bus high impedance period specification for the memory in the selected bank. This configuration option is applicable only when memory type in the bank is asynchronous. This option is equivalent to tHZCE for asynchronous SRAM and tEHQZ for flash memory in the respective memory device data sheets.

### Read OE High to Data Bus HZ Period

Read OE high to data bus high impedance period specification for the memory in the selected bank. This configuration option is applicable only when memory type in the bank is asynchronous. This option is equivalent to tHZOE for asynchronous SRAM and tGHQZ for flash memory in the respective memory device data sheets.

**Note:** Read cycle recovery to write period for AXI EMC core is determined by Read CE High to Data Bus HZ Period and Read OE High to Data Bus HZ Period configuration settings and is the MAXIMUM[Read CE High to Data Bus HZ Period, Read OE High to Data Bus HZ Period].

### Write Cycle Period

Write cycle time of memory bank. This configuration option is applicable only when memory type in the bank is asynchronous. This option is equivalent to tWC for asynchronous SRAM and tCW for flash memory in the respective memory device data sheets.

### Write Enable Minimum Pulse Width

Write enable minimum pulse width duration of memory bank. This configuration option is applicable only when memory type in the bank is asynchronous. This option is equivalent to tWP for Asynchronous SRAM and tPWE for flash memory in the respective memory device data sheets.

**Note:** Write enable low time generated by AXI EMC core is determined by Write Cycle Period and Write Enable Minimum Pulse Width configuration settings and is the MAXIMUM[Write Cycle Period, Write Enable Minimum Pulse Width].

### Write Phase Period

Write cycle phase time period of the memory bank. This configuration option is applicable only when memory type in the bank is asynchronous.

### Write WE High to Data Bus LZ Period

Write cycle write enable high to data bus low impedance duration of memory bank. This configuration option is applicable only when memory type in the bank is asynchronous. This option is equivalent to tLZWE for asynchronous SRAM and tWHGL for flash memory in the respective memory device data sheets. This option is also used to meet write recovery to read time requirements of the memory.

### Write Recovery Period for Flash Memory

Write Recovery Period for Flash Memories of memory bank. This configuration option is applicable only when memory type in the bank is Linear Flash or Page Mode Flash. A maximum of 320 ns time period is allowed for this option

## **Output Generation**

For details, see the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 2].



# Constraining the Core

This chapter contains information about constraining the AXI External Memory Controller (EMC) core in the Vivado® Design Suite environment.

### **Required Constraints**

If external pull-ups/pull-downs are not available on the MEM\_DQ signals, these constraints should be specified to use pull-up or pull-down resistors, as in this example:

```
set_property PULLDOWN true [get_ports MEM_DQ[0]]
set_property PULLDOWN true [get_ports MEM_DQ[1]]
set_property PULLDOWN true [get_ports MEM_DQ[2]]
...
set_property PULLDOWN true [get_ports MEM_DQ[31]]
```

## Device, Package, and Speed Grade Selections

See IP Facts for details about device support.

### **Clock Frequencies**

There are no clock frequency constraints for this core.

### **Clock Management**

There are no clock management constraints for this core.

www.xilinx.com

## **Clock Placement**

There are no clock placement constraints for this core.

## Banking

There are no banking constraints for this core.

## **Transceiver Placement**

There are no transceiver placement constraints for this core.

## I/O Standard and Placement

There are no I/O constraints for this core.



### Chapter 6

# Simulation

For comprehensive information about Vivado® simulation components, as well as information about using supported third party tools, see the *Vivado Design Suite User Guide: Logic Simulation* (UG900) [Ref 5].



### Chapter 7

# Synthesis and Implementation

For details about synthesis and implementation, see the *Vivado*® *Design Suite User Guide*: *Designing with IP* (UG896) [Ref 2].



# **Example Design**

This chapter contains information about the provided example design in the Vivado® Design Suite environment.

The top-level example design for the AXI EMC core is located here:

```
<project_name>/<project_name>.srcs/sources_1/ip/<component_name>/<component_name>example_design/<component_name>_exdes.vhd
```

The complete example design works as a mini-system to show the AXI EMC functionality by performing read and write transactions to memory model (Figure 8-1).



Figure 8-1: AXI EMC Example Design Block Diagram

The following is the brief description of individual blocks:

- **Clock Generator**: EMC example design makes use of the clocking wizard to supply clocks and resets to all other blocks in the design. The clocking wizard is configured to provide 100 MHz clock to all the blocks, and the locked signal from the wizard is appropriately used as Resets.
- **Memory**: Block Memory Generator (BMG) core is used to serve for memory storage in the example design. It is configured for 32 × 1,024 memory whose first 256 locations are initialized using a coefficient file. The example design uses the first half of the BMG as the source of data to write data to the memory model through EMC, and it uses the second half to store data read from model through EMC.
- **Data Read/Write Path**: Example design uses the Central Direct Memory Access (CDMA) core to generate the required AXI instructions for data flow between BMG and EMC in both directions. The design uses two instances of CDMA:
  - One instance that reads the channel connected to BMG, and writes the channel connected to EMC. This is called as Write CDMA in design and is used to write data from BMG to EMC.
  - Another CDMA instance that reads the channel connected to EMC and writes the channel connected to BMG. This is called Read CDMA to read data from EMC and write to BMG.
- **AXI Traffic Generator**: Example design makes use of the AXI Traffic Generator (ATG) core in system test mode to control the transaction sequence. ATG is connected to both CDMAs to program them for the source address, destination address, and bytes to transfer registers based on which AXI instructions are generated by the CDMA. The ATG takes four COE files as input, and gives done and status pins as outputs which determines the result of the tests. It instantiates IOBUF to take in I, O, and T pins of the EMC, and gives out a single I/O pin that communicates with the memory model.

## **Implementing the Example Design**

After following the steps described in Chapter 4, Customizing and Generating the Core to generate the core, implement the example design as follows:

- 1. Right-click the core in the Hierarchy window, and select **Open IP Example Design**.
- 2. A new window pops up, asking you to specify a directory for the example design. Select a new directory or keep the default directory.
- 3. A new project is automatically created in the selected directory and it is opened in a new Vivado window.
- 4. In the Flow Navigator (left-side pane), click **Run Implementation** and follow the directions.

### **Example Design Directory Structure**

This directory and its subdirectories contain all the source files that are required to create the AXI EMC example design.

Table 8-1 shows the files delivered in the example design directory. It contains the generated example design top files.

Table 8-1: Example Design Directory

Name	Description
<project_name>/<project_name>.srcs/sources_1/ip/ topdirectory</project_name></project_name>	Top-level project directory; the name is user-defined.
<project_name>/<project_name>.srcs/sources_1/ip/ <component_name>/example design</component_name></project_name></project_name>	The VHDL example design, test bench and COE files.

Table 8-2 shows the files delivered in the <project\_name>/<project\_name>.srcs/ sources\_1/ip/ directory.

Table 8-2: Project Files

Name	Description
Synth/ <component_name>.v vhd</component_name>	Synthesis wrapper generated by the Vivado tool.
Sim/ <component_name>.v vhd</component_name>	Simulation wrapper generated by the Vivado tool.
<component_name>.xci</component_name>	Vivado tools project-specific option file; can be used as an input to the Vivado tools.
<component_name>.vho veo</component_name>	VHDL or Verilog instantiation template.
<component_name>_ooc.xdc</component_name>	Out of Context constraints for IP.
COE Files	These files are intended for the usage of example design, and after open example design is performed all these are copied to new project created.

Table 8-3 shows the files delivered in the <component\_name>/example design provided with the core.

Table 8-3: Example Design Files

Name	Description
<component_name>_exdes.vhd</component_name>	Example design top file for synthesis.
<component_name>_exdes_tb.vhd</component_name>	Example design top file for simulation.
<memory_model>.vhd</memory_model>	Memory model to mimic the behavior in simulation.
Exdes.xdc	Constraints for the example design

## Simulating the Example Design

Using the AXI EMC example design (delivered as part of the AXI EMC), you can quickly simulate and observe the behavior of the AXI EMC.

### Setting Up the Simulation

The Xilinx simulation libraries must be mapped into the simulator. If the libraries are not set for your environment, see the *Vivado Design Suite User Guide: Logic Simulation* (UG900) [Ref 5] for assistance compiling Xilinx simulation models and setting up the simulator environment. To switch simulators, click **Simulation Settings** in the Flow Navigator (left pane). In the Simulation options list, change **Target Simulator**.

### **Simulation Results**

The simulation script compiles the AXI EMC example design and supporting simulation files. It then runs the simulation and checks to ensure that it completed successfully.

If the test passes, then the following message is displayed:

```
Test Completed Successfully
```

If the test fails or does not complete, then the following message is displayed:

Test Failed!! Test Timed Out.



### Chapter 9

# Test Bench

This chapter contains information about the provided test bench in the Vivado® Design Suite environment.

The following files describe the demonstration test bench for the AXI EMC core.

```
<project_name>/<project_name>.srcs/sources_1/ip/<component_name>/<component_name>example_design/<component_name>_exdes.vhd
```

Figure 9-1 shows a top-level view of the example design test bench.



Figure 9-1: AXI EMC Example Design Test Bench

www.xilinx.com

The demonstration test bench performs the following tasks:

- Generates the clock and reset inputs for the clocking wizard.
- Instantiates the memory model which communicates with EMC. The memory model used depends on your selection in the Vivado Integrated Design Environment (IDE).
- Instantiates IOBUF to take in I, O, and T pins of the memory model, and give a single I/O port to connect with EMC.
- Considers the done and status pins from ATG and determines the simulation status.



## Appendix A

# Verification, Compliance, and Interoperability

This appendix includes information about how the IP was tested for compliance with the protocol to which it was designed.

## Simulation

The AXI External Memory Controller (EMC) core has been tested with Xilinx Vivado® Design Suite and the Mentor Graphics Questa® SIM simulator. For the supported versions of these tools, see the *Xilinx Design Tools: Release Notes Guide (UG631)*<sup>(3)</sup>.

The IP is tested using Xilinx proprietary standard AXI Memory Mapped OVM Verification Components (OVCs).

## **Hardware Testing**

Figure A-1 shows the hardware testing setup for the AXI EMC core.



Figure A-1: AXI EMC Core Hardware Testing

The AXI EMC core has been hardware validated on a KC705 board using a Kintex®-7 FPGA with -1 speed grade (325T). The setup uses a AXI4 system implementing a MicroBlaze<sup>™</sup> processor, AXI4 interconnects, AXI Interrupt Controller, AXI block RAM and UART peripheral, in addition to the AXI EMC core. The AXI EMC core in this setup is connected to Linear Flash Memory and is used to load the device boot code from the flash memory to an internal AXI block RAM memory. AXI EMC core operation in this setup is set to 100 MHz and Flash Memory is operated at a frequency of 50 MHz.



# Migrating and Upgrading

This appendix contains information about migrating a design from ISE® Design Suite to the Vivado® Design Suite, and for upgrading to a more recent version of the IP core. For customers upgrading in the Vivado Design Suite, important details (where applicable) about any port changes and other impact to user logic are included.

### Migrating to the Vivado Design Suite

For information on migrating to the Vivado Design Suite, see *Vivado Design Suite Migration Methodology Guide* (UG911) [Ref 6].

## Upgrading in the Vivado Design Suite

There are no port or parameter changes.



Appendix C

# Debugging

This appendix includes details about resources available on the Xilinx Support website, and about debugging tools.

## Finding Help on Xilinx.com

To help in the design and debug process when using the AXI EMC core, the <u>Xilinx Support</u> web page (www.xilinx.com/support) contains key resources such as product documentation, release notes, answer records, information about known issues, and links for obtaining further product support.

#### Documentation

This product guide is the main document associated with the AXI EMC. This guide, along with documentation related to all products that aid in the design process, can be found on the Xilinx Support web page (<u>www.xilinx.com/support</u>) or by using the Xilinx Documentation Navigator.

Download the Xilinx Documentation Navigator from the Design Tools tab on the Downloads page (<u>www.xilinx.com/download</u>). For more information about this tool and the features available, open the online help after installation.

**S** XII INX.

#### **Answer Records**

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that you have access to the most accurate information available.

Answer Records for this core can also be located by using the Search Support box on the main <u>Xilinx support web page</u>. To maximize your search results, use proper keywords such as

- Product name
- Tool messages
- Summary of the issue encountered

A filter search is available after results are returned to further target the results.

#### Master Answer Record for the AXI EMC

AR: <u>54429</u>

#### **Contacting Technical Support**

Xilinx provides technical support at <u>www.xilinx.com/support</u> for this LogiCORE<sup>™</sup> IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled DO NOT MODIFY.

To contact Xilinx Technical Support:

- 1. Navigate to <u>www.xilinx.com/support</u>.
- 2. Open a WebCase by selecting the <u>WebCase</u> link located under Support Quick Links.

When opening a WebCase, include:

- Target FPGA including package and speed grade.
- All applicable Xilinx Design Tools and simulator software versions.
- Additional files based on the specific issue might also be required. See the relevant sections in this debug guide for guidelines about which files to include with the WebCase.

*Note:* Access to WebCase is not available in all cases. Login to the WebCase tool to see your specific support options.

## **Debug Tools**

### Vivado Lab Tools

Vivado® lab tools inserts logic analyzer (ILA) and virtual I/O (VIO) cores directly into your design. Vivado lab tools allows you to set trigger conditions to capture application and integrated block port signals in hardware. Captured signals can then be analyzed. This feature represents the functionality in the Vivado Integrated Design Environment (IDE) that is used for logic debugging and validation of a design running in Xilinx FPGA devices in hardware.

The Vivado logic analyzer is used to interact with the logic debug LogiCORE IP cores, including:

- ILA 2.0 (and later versions)
- VIO 2.0 (and later versions)

## **Interface Debug**

### **AXI4-Lite Interfaces**

Read from a register that does not have all 0s as a default to verify that the interface is functional. Output s\_axi\_reg\_arready asserts when the read address is valid, and output s\_axi\_reg\_rvalid asserts when the read data/response is valid. If the interface is unresponsive, ensure that the following conditions are met:

- The s\_axi\_aclk and aclk inputs are connected and toggling.
- The interface is not being held in reset, and s\_axi\_areset is an active-Low reset.
- The interface is enabled, and s\_axi\_aclk is active-High (if used).
- The main core clocks are toggling and that the enables are also asserted.
- If the simulation has been run, verify in simulation and/or a Vivado Lab tool capture that the waveform is correct for accessing the AXI4-Lite interface.
- Program the necessary registers for PSRAM and Sync Mode Linear Flash memory as per guidelines given in Register Description in Chapter 2.
- If any non-existent register is accessed either through read or write AXI transaction, the core sends ACK and completes the transaction.

### **AXI4-Memory Mapped Interfaces**

- The core supports all AXI transactions, except FIXED transactions.
- The core responds to read and write transactions in round robin fashion. This ensures that none of the AXI channels are kept in wait mode.
- The core supports single memory access at a given time.
- The AXI read transactions are completed by the core with data and read response.
- In case of any read data error, the particular data response from the core is slave error.
- The AXI write transactions are completed by the core with proper response at the acceptance of the last AXI transaction (after the actual write transactions to the memory is over).
- To access the Async Mode memories (and flash memories), add timing parameters after referring to the data sheets.
- In case of Sync Mode Linear Flash memory access, core support fixed relation is between the AXI clock (100 MHz) and the Sync Mode Linear Flash memory clock (50 MHz).
- Observe the memory interface signals activity when the AXI transactions are accepted by the core.



## Appendix D

# Additional Resources

## **Xilinx Resources**

For support resources such as Answers, Documentation, Downloads, and Forums, see the Xilinx Support website at:

www.xilinx.com/support

For a glossary of technical terms used in Xilinx documentation, see:

www.xilinx.com/company/terms.htm

### References

These documents provide supplemental material useful with this product guide:

- 1. ARM® AMBA® AXI and ACE Specification (ARM IHI 0022D)
- 2. Vivado Design Suite User Guide: Designing with IP (UG896)
- 3. Vivado Design Suite User Guide: Getting Started (UG910)
- 4. Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994)
- 5. Vivado Design Suite User Guide: Logic Simulation (UG900)
- 6. Vivado Design Suite Migration Methodology Guide (UG911)
- 7. AXI Interconnect IP Product Guide (PG059)

## **Revision History**

The following table shows the revision history for this document.

Date	Version	Revision
12/18/2012	1.0	Initial Xilinx release as a product guide. Replaces <i>LogiCORE IP AXI EMC Data Sheet</i> , DS762.
03/20/2013	2.0	<ul> <li>Updated to core v2.0 and Vivado Design Suite-only support.</li> <li>Updates to modules, and timing diagrams.</li> <li>Added Appendix A, Verification, Compliance, and Interoperability.</li> <li>Major revisions to Appendix C, Debugging.</li> </ul>
10/02/2013	2.0	<ul> <li>Re-release of document for core v2.0, with the following changes made:</li> <li>Added information related to the core design example, and test bench.</li> <li>Added Vivado IP integrator support.</li> <li>Added the Simulation, and Synthesis and Implementation chapters.</li> <li>Added AXI4-memory mapped interface debug information.</li> </ul>
12/18/2013	2.0	Added UltraScale support.

## **Notice of Disclaimer**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <a href="http://www.xilinx.com/warranty.htm">http://www.xilinx.com/warranty.htm</a>; IP cores may be subject to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <a href="http://www.xilinx.com/warranty.htm#critapps">http://www.xilinx.com/warranty.htm#critapps</a>.

© Copyright 2012 - 2013 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.