

Introduction

This document provides the design specification for the LogiCORE™ IP AXI Ethernet core. This core implements a tri-mode (10/100/1000 Mb/s) Ethernet MAC or a 10/100 Mb/s Ethernet MAC. It supports the most popular PHY interfaces, including 1000BASE-X and SGMII. The core optionally supports Ethernet AVB (Audio Video Bridging) functions. This core provides a control interface to internal registers using a 32-bit AXI4-Lite interface subset. This AXI4-Lite slave interface supports single beat read and write data transfers (no burst transfers). The transmit and receive data interface is through the AXI4-Stream interface.

This core is based on the Xilinx hard silicon Ethernet MAC in Virtex®-6 devices and provides a soft Ethernet MAC option for supported devices. This core has been designed to incorporate the applicable features in IEEE Std. 802.3-2008.

Features

- Independent 2K, 4K, 8K, 16K, or 32KB TX and RX frame buffer memory
- Filtering of bad receive frames
- Support for several PHY interfaces
- Media Independent Interface Management access to PHY
- Full duplex support
 - Half duplex is not supported
- Optional support for jumbo frames up to 16KB
- Optional TX and RX TCP/UDP partial checksum off load
- Optional IPv4 TX and RX TCP/UDP full checksum off load
- Support for VLAN frames
- Optional TX and RX VLAN tagging, stripping, and translation
- Support for pause frames for flow control

LogiCORE IP Facts Table	
Core Specifics	
Supported Device Family ⁽¹⁾	Zynq™-7000 ⁽²⁾ , Artix™-7, Kintex™-7, Virtex™-7, Virtex-6, Spartan-6 ⁽⁵⁾
Supported User Interfaces	AXI-Stream, AXI4-Lite
Resources Used	
See Table 116 to Table 118	
Frequency	
See Table 119	
Provided with Core	
Documentation	Product Specification
Design Files	ISE: Verilog, VHDL Vivado: Encrypted RTL
Example Design	Not Provided
Test Bench	Not Provided
Constraints File	Vivado: XDC ISE: UCF
Simulation Model	N/A
Supported S/W Driver ⁽³⁾	Standalone and Linux
Tested Design Flows⁽⁴⁾	
Design Entry	Vivado™ Design Suite ⁽⁶⁾ ISE® Design Suite: EDK
Simulation	ModelSim PE/SE Synopsys VCS
Synthesis	Xilinx Synthesis Technology (XST) Vivado Synthesis
Support	
Provided by Xilinx @ www.xilinx.com/support .	

Notes:

1. For a complete listing of supported derivative devices, see the [Embedded Edition Derivative Device Support](#).
2. Supported in ISE Design Suite implementations only.
3. Standalone driver details can be found in the EDK or SDK directory (<install_directory>/doc/usenglish/xilinx_drivers.htm). Linux OS and driver support information is available from wiki.xilinx.com.
4. For a listing of the supported tool versions, see the [ISE Design Suite 14: Release Note Guide](#).
5. For more device family information, see [Reference Documents](#).
6. Supports only 7 series devices.

Features (continued)

- Optional extended filtering for multicast frames
- Optional TX and RX statistics gathering
- Auto PAD and FCS field insertion or pass through on transmit
- Auto PAD and FCS field stripping or pass through on receive
- Ethernet Audio Video Bridging (AVB) at 100/1000 Mb/s (Additional license required)

Known Issues

See the change log for known issues.

How To Use This Document

Some of the information in this document is identical or very similar for all modes of the AXI Ethernet. The first sections of this document provide that information. In the cases where slight differences occur for a particular mode, footnotes call attention to the variance. Other information in this document is specific to the type of TEMAC or PHY interface selected. Following the sections containing the common information are the sections specific to Virtex-6 FPGA Hard TEMAC and Soft TEMAC implementations. Within these sections there are separate sections for each of the supported PHY interfaces.

Functional Description

An AXI Ethernet provides additional functionality and ease of use to the Hard TEMAC silicon component that is built into some Virtex-6 devices while providing a soft Ethernet MAC option for all of the devices types that are supported. The main AXI Ethernet core uses several helper cores as needed for user selected functions. See the change log for the core versions used with this design. All documents can be downloaded from the Xilinx [website](#).

The soft TEMAC is based on the Xilinx LogiCORE Tri-Mode Ethernet MAC. The Ethernet AVB Endpoint core is now part of the Tri-Mode Ethernet MAC core. The soft Ethernet 1000Base-X PCS/PMA or SGMII core is based on the Xilinx LogiCORE Ethernet 1000Base-X PCS/PMA or SGMII core. The Virtex-6 FPGA TEMAC is based on the Xilinx LogiCORE Virtex-6 Embedded Tri-Mode Ethernet MAC core. The Ethernet AVB Endpoint core is no longer supported by the Virtex-6 FPGA TEMAC core.

A high level block diagram of the AXI Ethernet IP core is shown in [Figure 1](#). When the AXI Ethernet is used with the Virtex-6 FPGA hard TEMAC mode only, the core is free and does not require a license key. When the AXI Ethernet is used with the soft TEMAC mode or Ethernet AVB endpoint mode, it operates in an evaluation mode to allow users to determine if they would like to purchase a license for the full version of the core. During evaluation modes, the core is fully functional, but only operates for several hours before requiring a reset to continue.

The AXI Ethernet core provides an AXI4-Lite bus interface for a simple connection to the MicroBlaze™ processor core to allow access to the registers. The AXI4-Stream 32-bit buses are provided for moving transmit and receive Ethernet data to and from AXI Ethernet. These buses are designed to be used with a soft DMA IP core or any other custom logic in any supported device. The AXI4-Stream buses are designed to provide support for TCP/UDP partial or full checksum off load in hardware if that function is required. The AXI4-Stream buses are described in [AXI4-Stream Interface](#).




Figure 1: Block Diagram for AXI Ethernet

Support for many PHY interfaces is included and is selected with parameters at build time. The PHY interface supported does not vary based on the Ethernet MAC type selected. See Table 1 to Table 6 for the supported PHY interface with Hard and Soft TEMAC.

Table 1: Supported PHY Speeds Based on PHY Modes

PHY Interface	Hard/Soft TEMAC		
	Full Duplex		
	10Mb/s	100Mb/s	1000Mb/s
MII	Yes	Yes	No
GMI	Yes	Yes	Yes
RGMII v2.0	Yes	Yes	Yes
SGMII	Yes	Yes	Yes
1000Base-X	No	No	Yes

Table 2: Artix-7 FPGA PHY Support Based on I/O Voltage

Artix-7 FPGA ⁽¹⁾									
Parallel PHY Interface				Serial PHY Interface		Miscellaneous PHY Signals ⁽⁶⁾			
PHY Interface	Voltage Level Supported			PHY Interface	Interface Supported	Signal	Voltage Level Supported		
	3.3 V	2.5 V	1.8 V				3.3 V	2.5 V	1.8 V
MII	Yes ⁽²⁾	Yes ⁽²⁾	Yes ⁽³⁾	1000 Base-X	Yes	MDIO	Yes ⁽²⁾	Yes ⁽²⁾	Yes ⁽³⁾
GMII	Yes ⁽²⁾	Yes ⁽²⁾	Yes ⁽³⁾			MDC			
RGMII	No ⁽⁴⁾	Yes ⁽²⁾	Yes ⁽⁵⁾			Reset			
				Interrupt					

Notes:

1. Artix-7 validation not yet done.
2. Requires the use of High Range (HR) I/O.
3. Because no PHY devices support MII, GMII/MII, and other miscellaneous PHY signals at 1.8 V, external voltage level shifting logic is required.
4. High Range (HR) I/O duty cycle distortion exceeds RGMII specification.
5. There are limited 1.8 V RGMII-only PHY devices available. If one of these devices is not used, external voltage level shifting logic is required.
6. The miscellaneous PHY signals include, but are not limited to the ones listed. Signal names can vary.

Table 3: Virtex-7 FPGA PHY Support Based on I/O Voltage

Virtex-7 FPGA									
Parallel PHY Interface				Serial PHY Interface		Miscellaneous PHY Signals ⁽⁵⁾			
PHY Interface	Voltage Level Supported			PHY Interface	Interface Supported	Signal	Voltage Level Supported		
	3.3 V	2.5 V	1.8 V				3.3 V	2.5 V	1.8 V
MII	Yes ⁽¹⁾	Yes ⁽¹⁾	Yes ⁽²⁾	1000 Base-X	Yes	MDIO	Yes ⁽¹⁾	Yes ⁽¹⁾	Yes ⁽²⁾
GMII	Yes ⁽¹⁾	Yes ⁽¹⁾	Yes ⁽²⁾			MDC			
RGMII	No ⁽³⁾	No ⁽³⁾	Yes ⁽⁴⁾			Reset			
				Interrupt					

Notes:

1. Supported on the XC7V585T-FFG1761, XC7VX330T-FFG1761 devices when using the High Range (HR). Other devices do not contain HR I/O; therefore these voltages are not supported.
2. Because no PHY devices support MII, GMII/MII, and other miscellaneous PHY signals at 1.8 V, external voltage level shifting logic is required.
3. High Range (HR) I/O duty cycle distortion exceeds RGMII specification.
4. There are limited 1.8 V RGMII-only PHY devices available. If one of these devices is not used, external voltage level shifting logic is required.
5. The miscellaneous PHY signals include, but are not limited to the ones listed. Signal names can vary.
6. MII, GMII, RGMII for Virtex-7 constraints available in next release.

Table 4: Kintex-7 FPGA PHY Support Based on I/O Voltage

Kintex-7 FPGA									
Parallel PHY Interface				Serial PHY Interface		Miscellaneous PHY Signals ⁽⁵⁾			
PHY Interface	Voltage Level Supported			PHY Interface	Interface Supported	Signal	Voltage Level Supported		
	3.3 V	2.5 V	1.8 V				3.3 V	2.5 V	1.8 V
MII	Yes ⁽¹⁾	Yes ⁽¹⁾	Yes ⁽²⁾	1000 Base-X	Yes	MDIO	Yes ⁽¹⁾	Yes ⁽¹⁾	Yes ⁽²⁾
GMII	Yes ⁽¹⁾	Yes ⁽¹⁾	Yes ⁽²⁾			MDC			
RGMII	No ⁽³⁾	Yes ⁽¹⁾	Yes ⁽⁴⁾			Reset			
						Interrupt			

Notes:

- Requires the use of High Range (HR) I/O.
- Because no PHY devices support MII, GMII/MII, and other miscellaneous PHY signals at 1.8 V, external voltage level shifting logic is required.
- High Range (HR) I/O duty cycle distortion exceeds RGMII specification.
- There are limited 1.8 V RGMII-only PHY devices available. If one of these devices is not used, external voltage level shifting logic is required.
- The miscellaneous PHY signals include, but are not limited to the ones listed. Signal names can vary.

Table 5: Virtex-6 FPGA PHY Support Based on I/O Voltage

Virtex-6 FPGA									
Parallel PHY Interface				Serial PHY Interface		Miscellaneous PHY Signals ⁽³⁾			
PHY Interface	Voltage Level Supported			PHY Interface	Interface Supported	Signal	Voltage Level Supported		
	3.3 V	2.5 V	1.8 V				3.3 V	2.5 V	1.8 V
MII	No	Yes	Yes ⁽¹⁾	1000 Base-X	Yes	MDIO	No	Yes	Yes ⁽¹⁾
GMII	No	Yes	Yes ⁽¹⁾			MDC			
RGMII	No	Yes	Yes ⁽²⁾			Reset			
						Interrupt			

Notes:

- Because no PHY devices support MII, GMII/MII, and other miscellaneous PHY signals at 1.8 V, external voltage level shifting logic is required.
- There are limited 1.8 V RGMII-only PHY devices available. If one of these devices is not used, external voltage level shifting logic is required.
- The miscellaneous PHY signals include, but are not limited to the ones listed. Signal names can vary.

Table 6: Spartan-6 FPGA PHY Support Based on I/O Voltage

Spartan-6 FPGA											
Parallel PHY Interface				Serial PHY Interface		Miscellaneous PHY Signals ⁽³⁾					
PHY Interface	Voltage Level Supported			PHY Interface	Interface Supported	Signal	Voltage Level Supported				
	3.3 V	2.5 V	1.8 V				3.3 V	2.5 V	1.8 V		
MII	Yes	Yes	Yes ⁽¹⁾	SGMII	Yes	1000 Base-X	Yes	MDIO	Yes	Yes	Yes ⁽¹⁾
GMII	Yes	Yes	Yes ⁽¹⁾								
RGMII	Yes	Yes	Yes ⁽²⁾								
								MDC			
								Reset			
								Interrupt			

Notes:

1. Because no PHY devices support MII, GMII/MII, and other miscellaneous PHY signals at 1.8 V, external voltage level shifting logic is required.
2. There are limited 1.8 V RGMII-only PHY devices available. If one of these devices is not used, external voltage level shifting logic is required.
3. The miscellaneous PHY signals include, but are not limited to the ones listed. Signal names can vary.

Table 7: Ethernet Types Supported Based on Device Selected

C_FAMILY	Soft Ethernet	V6 Hard Ethernet
ARTIX7	Yes	No
VIRTEX7	Yes	No
KINTEX7	Yes	No
VIRTEX6	Yes	Yes
SPARTAN6	Yes	No

Some of the optional functions provided by AXI Ethernet are not compatible with other optional functions. Figure 2 shows which optional functions are compatible with each other. In the Figure 2, Tx/Rx CSUM Offload refers to both Partial Checksum Offloading and Full Checksum Offloading.

	Tx Csum Offload	Tx VLAN Tag	Tx VLAN Strp	Rx Csum Offload	Rx VLAN Trans	Rx VLAN Tag	Rx VLAN Strp	Rx VLAN Trans	Rx Multicast Fltr	Ethernet AVB	Statistics
Tx Csum Offload →		N	N	N	Y	Y	Y	Y	Y	Y	Y
Tx VLAN Tag →	N		Y	Y	Y	Y	Y	Y	Y	N	Y
Tx VLAN Strp →	N	Y		Y	Y	Y	Y	Y	Y	N	Y
Tx VLAN Trans →	N	Y	Y		Y	Y	Y	Y	Y	N	Y
Rx Csum Offload →	Y	Y	Y	Y		N	N	N	Y	Y	Y
Rx VLAN Tag →	Y	Y	Y	Y	N		Y	Y	Y	N	Y
Rx VLAN Strp →	Y	Y	Y	Y	N	Y		Y	Y	N	Y
Rx VLAN Trans →	Y	Y	Y	Y	N	Y	Y		Y	N	Y
Rx Multicast Fltr →	Y	Y	Y	Y	Y	Y	Y	Y		N	Y
Ethernet AVB →	Y	N	N	N	Y	N	N	N	N		Y
Statistics →	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	

Figure 2: Option Function Compatibility

The AXI Ethernet provides one Ethernet interface. Access to external PHY registers is provided using a standard MII Management bus. When using the SGMII or 1000 Base-X PHY interfaces, the AXI Ethernet provides some PHY functionality and as a result also includes PHY registers which are also accessible through the MII Management bus. These registers are described in [Using the MII Management to Access Internal or External PHY Registers](#).

This core includes, as an option, logic which calculates TCP/UDP checksums for transmit and verify TCP/UDP checksums for receive. Using this logic can significantly increase the maximum Ethernet bus data rate while reducing utilization of the processor for Ethernet tasks. Including the checksum off load function increases the amount of FPGA resources used for this core. The checksum information is included with each Ethernet frame passing over the AXI4-Stream interface. The checksum off load functionality cannot be used at the same time as the extended VLAN functionality.

The AXI Ethernet provides memory buffering of transmit and receive Ethernet frames, thereby allowing more optimal transfer to and from the core with DMA. The number of frames that can be buffered in each direction is based on the size of each frame and the size of the memory buffer which are selected by parameters at build time. If the AXI Ethernet transmit memory buffer becomes full, it throttles the transmit AXI4-Stream Data interface until more room is available for Ethernet frames. If the receive memory buffer becomes full, frames are dropped until more memory buffer room is available. Receive frames that do not meet Ethernet format rules or do not satisfy receive address qualification are always dropped.

Optional logic can be included to facilitate handling of VLAN type frames. Auto insertion, stripping, or translation of VLAN frames can be performed on transmit or receive with several options for choosing which frames are to be altered. Additional logic can be selected to provide additional filtering of receive frames with multicast destination addresses. The AXI Ethernet provides native support for up to four (4) multicast addresses.

Logic can be selected to gather statistics on transmit and receive frames. This logic provides 64-bit counters for many statistics about the frames passing through the TEMAC core. Ethernet AVB support is available with an additional license and is supported at 100 Mb/s or 1000 Mb/s implementations.

I/O Signals

The signals are listed and described in [Table 8](#).

Table 8: I/O Signal Description

Signal Name	Interface	Signal Type	Init Status	Description
AXI4-Lite Slave Signals				
S_AXI_ACLK	AXI4-Lite	I		Clock
S_AXI_ARESETN ⁽¹⁾	AXI4-Lite	I		Reset (active-Low)
S_AXI_AWADDR(C_S_AXI_ADDR_WIDTH-1:0)	AXI4-Lite	I		Write address
S_AXI_AWVALID	AXI4-Lite	I		Write address valid: Indicates a valid write address and control information is available
S_AXI_AWREADY	AXI4-Lite	O		Write address ready: Slave is ready to accept address and control information
S_AXI_WDATA(C_S_AXI_DATA_WIDTH-1:0)	AXI4-Lite	I		AXI write data bus
S_AXI_WSTRB(C_S_AXI_DATA_WIDTH/8)-1:0	AXI4-Lite	I		Write strobes: Indicates which byte lanes have valid data. S_AXI_WSTRB[n] corresponds to S_AXI_WDATA[(8xn)+7:(8xn)]
S_AXI_WVALID	AXI4-Lite	I		Write valid: Indicated valid write data and strobes are available. 1 = write data and strobes available 0 = write data and strobes not available
S_AXI_WREADY	AXI4-Lite	O		Write ready: Indicates the slave can accept the write data 1= slave ready 0 = slave not ready
S_AXI_BRESP(1:0)	AXI4-Lite	O		Write response: Indicates the status of the write transaction
S_AXI_BVALID	AXI4-Lite	O		Write response valid: Indicates a valid write response is available 1= write response available 0 = write response not available
S_AXI_BREADY	AXI4-Lite	I		Response ready: Indicates the master can accept the response information 1 = master ready 0 = master not ready
S_AXI_ARADDR(C_S_AXI_ADDR_WIDTH-1:0)	AXI4-Lite	I		Read address
S_AXI_ARVALID	AXI4-Lite	I		Read address valid: When High this signal indicates the read address and control information is valid and remain valid until S_AXI_ARREADY is High 1 = Address and control information valid 0= Address and control information not valid
S_AXI_ARREADY	AXI4-Lite	O		Address ready: Indicates the slave is ready to accept an address and associated control signals
S_AXI_RDATA(C_S_AXI_DATA_WIDTH-1:0)	AXI4-Lite	O		Read data.
S_AXI_RRESP(1:0)	AXI4-Lite	O		Read response: Indicates the status of the read transaction.

Table 8: I/O Signal Description (Cont'd)

Signal Name	Interface	Signal Type	Init Status	Description
S_AXI_RVALID	AXI4-Lite	O		Read data valid: Indicates the read data is available and the read transfer can complete 1 = read data available 0 = read data not available
S_AXI_RREADY	AXI4-Lite	I		Read ready: Indicates the master can accept the read data and response information 1 = master ready 0 = master not ready
AXI4-Stream Transmit Data Signals				
AXI_STR_TXD_ACLK	AXI4-Stream TxD	I		AXI4-Stream Transmit Data Clock
AXI_STR_TXD_ARESETN ⁽¹⁾	AXI4-Stream TxD	I		AXI4-Stream Transmit Data Reset
AXI_STR_TXD_TVALID	AXI4-Stream TxD	I		AXI4-Stream Transmit Data Valid
AXI_STR_TXD_TREADY	AXI4-Stream TxD	O		AXI4-Stream Transmit Data Ready
AXI_STR_TXD_TLAST	AXI4-Stream TxD	I		AXI4-Stream Transmit Data Last Word
AXI_STR_TXD_TKEEP(3:0)	AXI4-Stream TxD	I		AXI4-Stream Transmit Data Valid Stobes
AXI_STR_TXD_TDATA(31:0)	AXI4-Stream TxD	I		AXI4-Stream Transmit Data bus
AXI4-Stream Transmit Control Signals				
AXI_STR_TXC_ACLK	AXI4-Stream TxC	I		AXI4-Stream Transmit Control Clock
AXI_STR_TXC_ARESETN ⁽¹⁾	AXI4-Stream TxC	I		AXI4-Stream Transmit Control Reset
AXI_STR_TXC_TVALID	AXI4-Stream TxC	I		AXI4-Stream Transmit Control Valid
AXI_STR_TXC_TREADY	AXI4-Stream TxC	O		AXI4-Stream Transmit Control Ready
AXI_STR_TXC_TLAST	AXI4-Stream TxC	I		AXI4-Stream Transmit Control Last Word
AXI_STR_TXC_TKEEP(3:0)	AXI4-Stream TxC	I		AXI4-Stream Transmit Control Valid Stobes
AXI_STR_TXC_TDATA(31:0)	AXI4-Stream TxC	I		AXI4-Stream Transmit Control bus
AXI4-Stream Receive Data Signals				
AXI_STR_RXD_ACLK	AXI4-Stream RxD	I		AXI4-Stream Receive Data Clock
AXI_STR_RXD_ARESETN ⁽¹⁾	AXI4-Stream RxD	I		AXI4-Stream Receive Data Reset
AXI_STR_RXD_TVALID	AXI4-Stream RxD	O		AXI4-Stream Receive Data Valid
AXI_STR_RXD_TREADY	AXI4-Stream RxD	I		AXI4-Stream Receive Data Ready
AXI_STR_RXD_TLAST	AXI4-Stream RxD	O		AXI4-Stream Receive Data Last Word
AXI_STR_RXD_TKEEP(3:0)	AXI4-Stream RxD	O		AXI4-Stream Receive Data Valid Stobes
AXI_STR_RXD_TDATA(31:0)	AXI4-Stream RxD	O		AXI4-Stream Receive Data bus
AXI4-Stream Receive Control Signals				
AXI_STR_RXS_ACLK	AXI4-Stream RxC	I		AXI4-Stream Receive Control Clock
AXI_STR_RXS_ARESETN ⁽¹⁾	AXI4-Stream RxC	I		AXI4-Stream Receive Control Reset
AXI_STR_RXS_TVALID	AXI4-Stream RxC	O		AXI4-Stream Receive Control Valid
AXI_STR_RXS_TREADY	AXI4-Stream RxC	I		AXI4-Stream Receive Control Ready
AXI_STR_RXS_TLAST	AXI4-Stream RxC	O		AXI4-Stream Receive Control Last Word
AXI_STR_RXS_TKEEP(3:0)	AXI4-Stream RxC	O		AXI4-Stream Receive Control Valid Stobes
AXI_STR_RXS_TDATA(31:0)	AXI4-Stream RxC	O		AXI4-Stream Receive Control bus

Table 8: I/O Signal Description (Cont'd)

Signal Name	Interface	Signal Type	Init Status	Description
AXI4-Stream Ethernet AVB Transmit Data Signals				
AXI_STR_AVBTX_ACLK	AXI4-Stream AvTx	I		AXI4-Stream AVB Transmit Data Clock
AXI_STR_AVBTX_ARESETN	AXI4-Stream AvTx	I		AXI4-Stream AVB Transmit Data Reset
AXI_STR_AVBTX_TVALID	AXI4-Stream AvTx	I		AXI4-Stream AVB Transmit Data Valid
AXI_STR_AVBTX_TREADY	AXI4-Stream AvTx	O		AXI4-Stream AVB Transmit Data Ready
AXI_STR_AVBTX_TLAST	AXI4-Stream AvTx	I		AXI4-Stream AVB Transmit Data Last Word
AXI_STR_AVBTX_TDATA(7:0)	AXI4-Stream AvTx	I		AXI4-Stream AVB Transmit Data bus
AXI_STR_AVBTX_TUSER(0:0)	AXI4-Stream AvTx	I		AXI4-Stream AVB Transmit User defined signal
AXI4-Stream Ethernet AVB Receive Data Signals				
AXI_STR_AVBRX_ACLK	AXI4-Stream AvRx	O		AXI4-Stream AVB Receive Data Clock
AXI_STR_AVBRX_ARESETN	AXI4-Stream AvRx	I		AXI4-Stream AVB Receive Data Reset
AXI_STR_AVBRX_TVALID	AXI4-Stream AvRx	O		AXI4-Stream AVB Receive Data Valid
AXI_STR_AVBRX_TLAST	AXI4-Stream AvRx	O		AXI4-Stream AVB Receive Data Last Word
AXI_STR_AVBRX_TDATA(7:0)	AXI4-Stream AvRx	O		AXI4-Stream AVB Receive Data bus
AXI_STR_AVBRX_TUSER(0:0)	AXI4-Stream AvRx	O		Receive channel User information used to indicate if the received frame is good (active-Low) or bad (active-High).
Other Ethernet AVB Signals				
RTC_CLK	AVB	I		Reference clock used to increase the Real Time Clock. The frequency of this clock must be 25 MHz or greater. Xilinx recommends a 125 MHz clock source.
Ethernet AVB Interrupt Signals				
AV_INTERRUPT_10MS	AVB	O		This interrupt is asserted every 10 ms as a measure by the RTC. This is used as a timer for the PTP software algorithms.
AV_INTERRUPT_PTP_TX	AVB	O		This is asserted following the transmission of any PTP packet from the Tx PTP packet buffers. Following this interrupt, the software is required to record the Tx Frame Time Stamp.
AVI_INTERRUPT_PTP_RX	AVB	O		This is asserted following the transmission of any PTP packet from the Rx PTP packet buffers. Following this interrupt, the software is required to record the Rx Frame Time Stamp.
Reference signals can be used for 1722 logic				
AV_RTC_NANOSECFIELD_1722(31:0)	AVB	O		The synchronized nanosecond field from the RTC.
AV_RTC_SECFIELD(47:0)	AVB	O		The synchronized second field from the RTC
AV_CLK_8K	AVB	O		An 8 kHz clock which is derived from and is synchronized to the RTC. The period of this clock, 125us, marks the isochronous cycle.
AV_RTC_NANOSECFIELD_1722(31:0)	AVB	O		The IEEE1722 specification contains a different format for the RTC which is provided here as an extra port. This is derived from and synchronized with the IEEE802.1 AS RTC.

Table 8: I/O Signal Description (Cont'd)

Signal Name	Interface	Signal Type	Init Status	Description
System Signals				
INTERRUPT	System	O	0	Interrupt indicator for core
Ethernet System Signals				
PHY_RST_N	Ethernet	O	0	TEMAC to PHY reset signal: This active-Low reset is held active for 10 ms after power is applied and during any reset. After the reset goes inactive, the PHY cannot be accessed for an additional 5 ms.
REFCLK	Ethernet	I		200 MHz input clock on global clock routing used for signal delay primitives for all GMII and RGMII PHY modes.
GTX_CLK ⁽²⁾	Ethernet	I		The 125 MHz clock used in all MII, GMII, RGMII, and SGMII configurations to control the PHY reset requirements. Also, it is a 125 MHz input clock on global clock routing used to derive the other transmit clocks for all GMII and RGMII PHY modes. For soft TEMAC MII PHY systems, this clock must be driven by some clock (does not need to be 125 MHz). The AXI4-Lite clock can be used in these cases; however, the use of a slower clock increases the PHY reset (10 ms @ 125 MHz) and the time required to wait after reset (5 ms @ 125 MHz) before accessing the PHY registers. This clock is also used when Ethernet Statistics are enabled with all supported device families.
MGTCLK_P	Ethernet	I		Positive polarity of differential clock used to drive GTX/GTP serial transceivers. Must be connected to an external, high-quality differential reference clock of frequency of 125 MHz.
MGTCLK_N	Ethernet	I		Negative polarity of differential clock used to drive GTX/GTP serial transceivers. Must be connected to an external, high-quality differential reference clock of frequency of 125 MHz.
Ethernet MII Signals				
MII_COL ⁽³⁾	Ethernet bus MII	I		Collision: Half Duplex signal that when High, indicates an ethernet data collision has occurred
MII_CRS ⁽³⁾	Ethernet bus MII	I		Carrier sense: Half duplex signal the when asserted by the PHY indicates the transmit or receive medium is non-idle
MII_TXD(3:0)	Ethernet bus MII	O	0	TEMAC to PHY transmit data
MII_TX_EN	Ethernet bus MII	O	0	TEMAC to PHY transmit enable
MII_TX_ER	Ethernet bus MII	O	0	TEMAC to PHY transmit Error enable
MII_RXD(3:0)	Ethernet bus MII	I		PHY to TEMAC receive data
MII_RX_DV	Ethernet bus MII	I		PHY to TEMAC receive data valid indicator
MII_RX_ER	Ethernet bus MII	I		PHY to TEMAC receive error indicator
MII_RX_CLK	Ethernet bus MII	I		PHY to TEMAC receive clock
MII_TX_CLK ⁽²⁾	Ethernet bus MII	I		PHY to TEMAC transmit clock (also used for GMII/MII mode)

Table 8: I/O Signal Description (Cont'd)

Signal Name	Interface	Signal Type	Init Status	Description
Ethernet GMII Signals				
GMII_COL ⁽³⁾	Ethernet bus GMII	I		Collision: Half Duplex signal that when High, indicates an ethernet data collision has occurred
GMII_CRS ⁽³⁾	Ethernet bus GMII	I		Carrier sense: Half duplex signal the when asserted by the PHY indicates the transmit or receive medium is non-idle
GMII_TXD(7:0)	Ethernet bus GMII	O	0	TEMAC to PHY transmit data
GMII_TX_EN	Ethernet bus GMII	O	0	TEMAC to PHY transmit enable
GMII_TX_ER	Ethernet bus GMII	O	0	TEMAC to PHY transmit Error enable
GMII_TX_CLK	Ethernet bus GMII	O	0	TEMAC to PHY transmit clock
GMII_RXD(7:0)	Ethernet bus GMII	I		PHY to TEMAC receive data
GMII_RX_DV	Ethernet bus GMII	I		PHY to TEMAC receive data valid indicator
GMII_RX_ER	Ethernet bus GMII	I		PHY to TEMAC receive error indicator
GMII_RX_CLK	Ethernet bus GMII	I		PHY to TEMAC receive clock
Ethernet SGMII and 1000Base-X Signals				
TXP	Ethernet bus SGMII and 1000Base-X	O	0	TEMAC to PHY transmit data positive
TXN	Ethernet bus SGMII and 1000Base-X	O	0	TEMAC to PHY transmit data negative
RXP	Ethernet bus SGMII and 1000Base-X	I		PHY to TEMAC receive data positive
RXN	Ethernet bus SGMII and 1000Base-X	I		PHY to TEMAC receive data negative
Ethernet RGMII Signals				
RGMII_TXD(3:0)	Ethernet bus RGMII	O	0	TEMAC to PHY transmit data
RGMII_TX_CTL	Ethernet bus RGMII	O	0	TEMAC to PHY transmit control
RGMII_TXC	Ethernet bus RGMII	O	0	TEMAC to PHY transmit clock
RGMII_RXD(3:0)	Ethernet bus RGMII	I		PHY to TEMAC receive data
RGMII_RX_CTL	Ethernet bus RGMII	I		PHY to TEMAC receive control
RGMII_RXC	Ethernet bus RGMII	I		PHY to TEMAC receive clock
Ethernet MII Management Interface (MIIM) Signals				
MDC	Ethernet bus MIIM	O	0	TEMAC to PHY MII management bus clock
MDIO ⁽⁴⁾	Ethernet bus MIIM	I/O	1	Tri-stateable bidirectional MII Management data bus.

Notes:

1. See [Reset Considerations](#).
2. See [Clock Pin Selection](#).
3. This core does not support half duplex operation.
4. The MDIO signal is required to be pulled High as per the PHY data sheet. If the MDIO interface is not used with the Soft PCS PMA core (C_TYPE = 1 and C_PHY_TYPE = 4 or 5), the internal MDIO_I signal must be tied High to allow MDIO communication to the internal MAC.

Reset Considerations

The Hard and Soft TEMAC components are reset using any of the following AXI4 reset signals: AXI_STR_TXD_ARESETN, AXI_STR_TXC_ARESETN, AXI_STR_RXD_ARESETN, AXI_STR_RXS_ARESETN, or S_AXI_ARESETN. All resets must pass through reset detection circuits which detect and synchronize the resets to the different clock domains. As a result, any time AXI Ethernet is reset, sufficient time must elapse for a reset to propagate through the reset circuits and logic. The amount of time required is dependent upon the slowest AXI Ethernet clock. Allow thirty clock cycles of the slowest AXI Ethernet clock, to elapse before accessing the core. Failure to do causes unpredictable behavior.

In a system in which Ethernet operates at 10 Mb/s, the MAC interface operates at 2.5 MHz. If the AXI4-Lite interface operates 100 MHz and the AXI4-Stream interface operates at 125 MHz, the time that must elapse before AXI Ethernet is accessed is 12 us (400 ns * 30 clock cycles).

Clock Pin Selection

When targeting a GMII design, it uses a BUFGMUX to switch between the MII_TX_CLK and the GTX_CLK. This allows for the design to support data rates of 10/100 Mb/s and also 1000 Mb/s. The FPGA pins for these clocks must be selected such that they are located in the same clock region and they are both on clock dedicated pins. The GMII status, control, and data pins must be chosen to be in the same clock region as these clocks. See the Clocking Resources User Guide for the targeted FPGA family ([Ref 12], [Ref 13] and [Ref 14]) for more information. Pay special attention to clocking conflicts. Failure to adhere to these rules can cause build errors and data integrity errors.

Design Parameters

To allow the user to generate an AXI Ethernet that is uniquely tailored the user's system, certain features can be parameterized in the AXI Ethernet design as shown in Table 9.

Inferred Parameters

In addition to the parameters listed in Table 9, there are also parameters that are inferred for each AXI interface in the EDK tools. Through the design, these EDK-inferred parameters control the behavior of the AXI Interconnect. For a complete list of the interconnect settings related to the AXI interface, see the *AXI Interconnect IP Data Sheet* [Ref 7].

Table 9: AXI Ethernet Design Parameters

Feature/Description	Parameter Name	Allowable Values	Default Values	VHDL Type
System Specified Slave AXI Bus Implementation Parameters				
SAXI Data Bus Width ⁽¹⁾	C_S_AXI_DATA_WIDTH	32	32	integer
SAXI Address Bus Width ⁽¹⁾	C_S_AXI_ADDR_WIDTH	32	32	integer
SAXI ID Width ⁽¹⁾	C_S_AXI_ID_WIDTH	4	4	integer
Virtex-7 Transceiver type selection ⁽²⁾	C_USE_GTH ⁽³⁾	0= Virtex-7 GTX transceiver is selected for Media interface 1= Virtex-7 GTH transceiver is selected for Media interface. Refer to the <i>7 Series FPGAs Overview</i> [Ref 1] for transceiver selection.	0	integer

Table 9: AXI Ethernet Design Parameters (Cont'd)

Feature/Description	Parameter Name	Allowable Values	Default Values	VHDL Type
User Specified TEMAC Implementation Parameters				
FPGA Family Selected ⁽¹⁾	C_FAMILY	artix7 kintex7, virtex7, spartan6, virtex6	virtex6	string
Spartan-6 serial transceiver to be used	C_TRANS ⁽⁴⁾	A, B	A	string
Type of TEMAC selected	C_TYPE ⁽⁵⁾⁽⁷⁾	0 = Soft TEMAC operating at 10/100 Mb/s 1 = Soft TEMAC operating at 10/100/1000 Mb/s 2 = Virtex-6 Hard	0	integer
INCLUDE I/O and BUFs as needed for the PHY interface selected	C_INCLUDE_IO ⁽⁵⁾	1 = I/O included 0 = I/O not included	1	integer
PHY Interface Type	C_PHY_TYPE ⁽⁵⁾⁽⁷⁾⁽⁹⁾⁽¹¹⁾	0 = MII 1 = GMII/MII 2 = Reserved 3 = RGMII v2.0 4 = SGMII 5 = 1000Base-X	1	integer
PHY Address for TEMAC	C_PHYADDR ⁽¹⁰⁾	00001 - 11111	00001	std_logic_vector
Transmit block RAM depth in bytes for TEMAC	C_TXMEM	2048, 4096, 8192, 16384, 32768	4096	integer
Receive block RAM depth in bytes for TEMAC	C_RXMEM	2048, 4096, 8192, 16384, 32768	4096	integer
Transmit TCP/UDP Checksum off load	C_TXCSUM	0 = Tx CSUM unused 1 = Partial Tx CSUM used 2 = Full Tx CSUM used	0	integer
Receive TCP/UDP Checksum off load	C_RXCSUM	0 = Rx CSUM unused 1 = Partial Rx CSUM used 2 = Full Rx CSUM used	0	integer
Transmit VLAN tagging	C_TXVLAN_TAG	1 = Tx VLAN tagging used 0 = Tx VLAN tagging unused	0	integer
Receive VLAN tagging	C_RXVLAN_TAG	1 = Rx VLAN tagging used 0 = Rx VLAN tagging unused	0	integer
Transmit VLAN translation	C_TXVLAN_TRAN	1 = Tx VLAN translation used 0 = Tx VLAN translation unused	0	integer
Receive VLAN translation	C_RXVLAN_TRAN	1 = Rx VLAN translation used 0 = Rx VLAN translation unused	0	integer
Transmit VLAN stripping	C_TXVLAN_STRP	1 = Tx VLAN stripping used 0 = Tx VLAN stripping unused	0	integer
Receive VLAN stripping	C_RXVLAN_STRP	1 = Rx VLAN stripping used 0 = Rx VLAN stripping unused	0	integer
Extended Multicast address filtering for RX	C_MCAST_EXTEND	1 = Extended multicast filtering used 0 = Extended multicast filtering unused	0	integer

Table 9: AXI Ethernet Design Parameters (Cont'd)

Feature/Description	Parameter Name	Allowable Values	Default Values	VHDL Type
Statistics gathering	C_STATS	1 = Statistics gathering used 0 = Statistics gathering unused	0	integer
Statistics width	C_STATS_WIDTH	64 = 64-bit wide statistic vectors	64	integer
Ethernet Audio Video Bridging (AVB) mode	C_AVB	1 = Ethernet AVB mode used 0 = Ethernet AVB mode unused	0	integer
Simulation parameter	C_SIMULATION	0 = Hardware build 1 = Reduce simulation reset time in some configurations	0	integer

Notes:

1. These parameters are calculated and automatically assigned by the tools during the system creation process.
2. This configuration is valid only when C_FAMILY = Virtex-7
3. The selection of GTH transceiver is done automatically based on the type of device selected with Virtex-7. For details, see the 7 Series FPGAs Overview [Ref 1].
4. This parameter is used only for C_TYPE = 1 and C_PHY_TYPE= 4 or 5.
5. Only applicable for V6 Hard GMII systems and all Soft MII/GMII systems. The C_INCLUDE_IO parameter does not have any effect when the Soft TEMAC 1000Base-X PCS/PMA or SGMII core is selected (C_TYPE = 1 and C_PHY_TYPE = 4 or 5). When the Soft TEMAC 1000Base-X PCS/PMA or SGMII core is selected, the necessary connections are made.
6. With the Soft TEMAC, C_TYPE must be set to 1 for RGMII (C_PHY_TYPE = 3), SGMII (C_PHY_TYPE = 4) and 1000Base-X (C_PHY_TYPE = 5) support.
7. When C_TYPE is set to 0, C_PHY_TYPE must also be set to 0
8. This core does not support Half Duplex
9. See Table 1, Table 3, Table 4, Table 5, Table 6 for the PHY types and data rates supported for full duplex operation of the Hard and Soft TEMAC cores.
10. The value "00000" is a broadcast PHY address and should not be used to avoid contention between the internal TEMAC PHYs and the external PHY(s)
11. See table footnote 4 in Table 8 for MDIO communication for the Soft PCS PMA TEMAC.
12. C_AVB =1 and C_TYPE =2 is no longer supported.

Allowable Parameter Combinations

See Table 1, Table 7, and Figure 2 for parameter combination restrictions.

Memory and Register Descriptions

The AXI Ethernet contains memory and addressable registers for read and write operations as shown in Table 10. All register are directly accessible. The base address for the directly addressable registers is set in the parameter C_BASEADDR. All reserved address spaces indicated in Table 10 return zeros when read.

Table 10: AXI4-Lite Addressable Memory and Soft Registers

Register Name	AXI4-Lite Address (offset from C_BASEADDR)	Access
Reset and Address Filter Register TEMAC (RAF)	0x00000000	Read/Write
Transmit Pause Frame TEMAC (TPF)	0x00000004	Read/Write
Transmit Inter Frame Gap Adjustment TEMAC (IFGP)	0x00000008	Read/Write
Interrupt Status Register TEMAC (IS)	0x0000000C	Read/Write
Interrupt Pending Register TEMAC (IP)	0x00000010	Read
Interrupt Enable Register TEMAC (IE)	0x00000014	Read/Write

Table 10: AXI4-Lite Addressable Memory and Soft Registers (Cont'd)

Register Name	AXI4-Lite Address (offset from C_BASEADDR)	Access
Transmit VLAN Tag TEMAC (TTAG)	0x00000018	Read/Write
Receive VLAN Tag TEMAC (RTAG)	0x0000001C	Read/Write
Unicast Address Word Lower TEMAC (UAWL)	0x00000020	Read/Write
Unicast Address Word Upper TEMAC (UAWU)	0x00000024	Read/Write
VLAN TPID TEMAC Word 0 (TPID0)	0x00000028	Read/Write
VLAN TPID TEMAC Word 1 (TPID1)	0x0000002C	Read/Write
PCS PMA Soft TEMAC Status Register (PPST)	0x00000030	Read
Reserved	0x00000034-0x000001FC	Reserved
Statistics Counters	0x00000200 - 0x000003FC	Read
TEMAC Receive Configuration Word 0 Register (RCW)	0x00000400	Read/Write
TEMAC Receive Configuration Word 1 Register (RCW)	0x00000404	Read/Write
TEMAC Transmitter Configuration Register (TC)	0x00000408	Read/Write
TEMAC Flow Control Configuration Register (FCC)	0x0000040C	Read/Write
TEMAC Ethernet MAC Mode Configuration Register (EMMC)	0x00000410	Read except bits 30 and 31 which are Read/Write
Rx Max Frame Configuration	0x00000414	Read/Write
Tx Max Frame Configuration	0x00000418	Read/Write
RGMII/SGMII Configuration (Hard TEMAC only)	0x00000420	Read
Reserved	0x0000041C-0x000004F4	Reserved
Identification Register	0x000004F8	Read
Ability Register	0x000004FC	Read
MII Management Configuration Register	0x00000500	Read/Write
MII Management Control	0x00000504	Read/Write
MII Management Write Data	0x00000508	Read/Write
MII Management Read Data	0x0000050C	Read
Reserved	0x00000510-0x000005FC	Reserved
MDIO Interrupt Status Register (MIS)	0x00000600	Read/Write
Reserved	0x00000604-0x0000061C	Reserved
MDIO Interrupt Pending Register (MIP)	0x00000620	Read
Reserved	0x00000624-0x0000063C	Reserved
MDIO Interrupt Enable Register (MIE)	0x00000640	Read/Write
Reserved	0x00000644-0x0000065C	Reserved
MDIO Interrupt Clear Register (MIC)	0x00000660	Read/Write
Reserved	0x00000664-0x000006FC	Reserved
TEMAC Unicast Address Word 0 Register (UAW0)	0x00000700	Read/Write
TEMAC Unicast Address Word 1 Register (UAW1)	0x00000704	Read/Write
Filter Mask Index	0x00000708	Read/Write

Table 10: AXI4-Lite Addressable Memory and Soft Registers (Cont'd)

Register Name	AXI4-Lite Address (offset from C_BASEADDR)	Access
Reserved	0x0000070C	Reserved
Address Filter (31:0)	0x00000710	Read/Write
Address Filter (47:32)	0x00000714	Read/Write
Reserved	0x00000718 - 0x0000078C	Read/Write
Reserved	0x00000790-0x00000FFC	Reserved
Reserved	0x00001000-0x00003FFC	Reserved
Transmit VLAN Data Table TEMAC	0x00004000 - 0x00007FFC	Read/Write
Receive VLAN Data Table TEMAC	0x00008000 - 0x0000BFFC	Read/Write
Reserved	0x0000C000-0x0000FFFC	Reserved
Ethernet AVB	0x00010000-0x00013FFC	Read/Write
Reserved	0x00014000-0x0001FFFC	Reserved
Multicast Address Table TEMAC	0x00020000 - 0x0003FFFC	Read/Write

Addressable Memory




Figure 3: Address Mapping Diagram

Reset and Address Filter Register (RAF) - Offset 0x0000_0000

The Reset and Address Filter (RAF) register is shown in Figure 4. This register allows the software to block receive multicast and broadcast Ethernet frames. Additional receive address filtering is provided with the registers in Table 47 and Table 48. The multicast reject bit provides a means of blocking receive multicast Ethernet frames without having to clear out any multicast address values stored in the multicast address table. It also provides a means for allowing more than four multicast addresses to be received (the limit of the multicast address table). To accept more than four multicast addresses, the FMI register would be set to promiscuous mode and the multicast reject bit of this register set to allow multicast frames. Software might also need to filter out additional receive frames with other addresses. The broadcast reject bit provides the only means for rejecting receive broadcast Ethernet frames.

As additional functionality was added to the core, this register became the convenient location for new bits to control those new functions. Care has been taken to minimize the effect of these new bits on existing applications by ensuring that the default values of these bits disable new functionality. This setting ensures that when applications do not use the new bits, the core operates the way it did previously.




Figure 4: Reset and Address Filter Register (offset 0x0000_0000)

Table 11 shows the Reset and Address Filter Register bit definitions.

Table 11: Reset and Address Filter Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 15	Reserved	Read	0x0	Reserved: These bits are reserved for future use and always return zero.
14	RxBadFrmEn	Read/Write	0	Receive Bad Frame Enable. This bit provides a means for allowing bad receive frames to be accepted and passed to the RX AXI4-Stream interface as if they were good frames. 0 - Normal operation, bad frames are rejected. 1 - Bad frames are accepted.
13	Reserved	Read	0	Reserved: These bits are reserved for future use and always return zero.
12	EMultiFiltrEnbl	Read/Write	0	Enhanced Multicast Filter Enable: This bit provides a simple way to disable the new enhanced multicast filtering if present. This is necessary if promiscuous address reception mode is desired or if use of the built-in 4 TEMAC multicast address registers is required when the core includes the enhanced multicast address filtering function enabled at build time by the C_MCAST_EXTEND parameters. See Extended Multicast Address Filtering Mode for more details. 0 - Disable enhanced multicast address filtering mode. 1 - Enable enhanced multicast address filtering mode if present.
11	NewFncEnbl	Read/Write	0	New Functions Enable: This bit provides a simple way to disable new functions that have been added in this version. This includes the VLAN tagging, VLAN stripping, VLAN translation, and extended multicast filtering. Enabling the new functions only affect operation if the functions have been added to the design using the appropriate parameters at build-time. 0 - Disable new functions. 1 - Enable new functions if present.
10 - 9	RxVStrpMode	Read/Write	00	Receive VLAN Strip Mode: These bits select the operation mode for receive VLAN stripping and are only used when C_RXVLAN_STRP = 1. Valid VLAN TPID values must be initialized in the TPID0 and TPID1 registers. For mode 11, the Receive VLAN data table must be initialized. See Extended VLAN Support, page 85 for more details. 00 - No VLAN tags are stripped from receive frames. 01 - One VLAN tag are stripped from all receive frames that have VLAN tags. 10 - Reserved. 11 - One VLAN tag is stripped from select receive frames that already have VLAN tags.

Table 11: Reset and Address Filter Register Bit Definitions (Cont'd)

Bit(s)	Name	Core Access	Reset Value	Description
8 - 7	TxVStrpMode	Read/Write	00	<p>Transmit VLAN Strip Mode: These bits select the operation mode for transmit VLAN stripping and are only used when C_TXVLAN_STRP = 1. Valid VLAN TPID values must be initialized in the TPID0 and TPID1 registers. For mode 11, the Transmit VLAN data table must be initialized. See Extended VLAN Support, page 85 for more details.</p> <p>00 - No VLAN tags are stripped from transmit frames. 01 - One VLAN tag is stripped from all transmit frames that have VLAN tags. 10 - Reserved. 11 - One VLAN tag is stripped from select transmit frames that already have VLAN tags.</p>
6 - 5	RxVTagMode	Read/Write	00	<p>Receive VLAN Tag Mode: These bits select the operation mode for receive VLAN tagging and are only used when C_RXVLAN_TAG = 1. The VLAN tag that is added is from the RTAG register. Valid VLAN TPID values must be initialized in the TPID0 and TPID1 registers. For mode 11, the Receive VLAN data table must be initialized. See Extended VLAN Support, page 85 for more details.</p> <p>00 - No VLAN tags are added to receive frames. 01 - VLAN tags are added to all receive frames. 10 - VLAN tags are added to all receive frames that already have a VLAN tag. 11 - VLAN tags are added to select receive frames that already have VLAN tags.</p>
4 - 3	TxVTagMode	Read/Write	00	<p>Transmit VLAN Tag Mode: These bits select the operation mode for transmit VLAN tagging and are only used when C_TXVLAN_TAG = 1. The VLAN tag that is added is from the TTAG register. Valid VLAN TPID values must be initialized in the TPID0 and TPID1 registers. For mode 11, the Transmit VLAN data table must be initialized. See Extended VLAN Support, page 85 for more details.</p> <p>00 - No VLAN tags are added to transmit frames. 01 - VLAN tags are added to all transmit frames. 10 - VLAN tags are added to all transmit frames that already have a VLAN tag. 11 - VLAN tags are added to select transmit frames that already have VLAN tags.</p>
2	BcstRej	Read/Write	0	<p>Reject Receive Broadcast Destination Address: This bit provides a means for accepting or rejecting broadcast Ethernet frames.</p> <p>0 - Accept receive broadcast destination address Ethernet frames. 1 - Reject all receive broadcast destination address Ethernet frames. This is the only method available for blocking broadcast Ethernet frames.</p>
1	McstRej	Read/Write	0	<p>Reject Receive Multicast Destination Address: This bit provides a means for accepting or rejecting multicast Ethernet frames.</p> <p>0 - Accept receive multicast destination address Ethernet frames that meet address filtering specified in FMI register and/or the multicast address table. 1 - Reject all receive multicast destination address Ethernet frames regardless of FMI register and multicast address table.</p>
0	Reserved	Read	0	<p>Reserved: These bits are reserved for future definition and always return zero.</p>

Transmit Pause Frame Register (TPF) - Offset 0x0000_0004

The Transmit Pause Frame TEMAC Register is shown in [Figure 5](#). This register provides a value of pause when enabled by the FCC register ([page 39](#)). When enabled, the Ethernet transmits a pause frame whenever this register is written. Pause values are defined in units of pause quanta which are defined as 512 bit times for the current transmission speed. Therefore, pause times can have values ranging from 0 to 65,535 * 512 bit times.




Figure 5: Transmit Pause Frame Register (offset 0x0000_0004)

Table 12 shows the Transmit Pause Frame Register bit definitions.

Table 12: Transmit Pause Frame register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 16	Reserved	Read	0x0	Reserved: These bits are reserved for future use and always return zero.
15 - 0	TPFV	Read/Write	0x0	Transmit Pause Frame Value: These bits denote the value of the transmit pause frame pause time in units of 512 bit times. If enabled by the FCC register, writing a value into this register initiates the transmission of a single pause frame with the pause value defined in this field.

Transmit Inter Frame Gap Adjustment Register (IFGP) - Offset 0x0000_0008

The Transmit Inter Frame Gap Adjustment Register is shown in Figure 6. This register provides a duration value of Inter Frame Gap when enabled by the TC register (page 38). When enabled, the TEMAC uses the value of this register to extend the Inter Frame Gap beyond the minimum of 12 idle cycles which is 96-bit times on the Ethernet Interface.



Figure 6: Transmit Inter Frame Gap Adjustment Register (offset 0x0000_0008)

Table 13 shows the Transmit Inter Frame Gap Adjustment Register bit definitions.

Table 13: Transmit Inter Frame Gap Adjustment Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 8	Reserved	Read	0x0	Reserved: These bits are reserved for future use and always return zero.
7 - 0	IFGP0	Read/Write	0x0	Transmit Inter Frame Gap Adjustment Value: This 8-bit value can be used along with the Inter Frame Gap Adjustment Enable bit of the Transmit Configuration Register (TEMAC Transmit Configuration (TC) Register - Offset 0x0000_0408, page 38) to increase the Transmit Inter Frame Gap. This value is the width of the IFG in idle cycles. Each idle cycle is 8 bit times on the Ethernet interface. The minimum IFG time is 12 idle cycles which is 96 bit-times. If this field value is less than 12 or if IFGP adjustment is disabled in the Transmit Configuration register, an IFGP of 12 idle cycles (96-bit times) is used.

Interrupt Status Register (IS) - Offset 0x0000_000C

The Interrupt Status Register is shown in Figure 7. This register combined with the IE, IP, MIS, and MIE registers define the interrupt interface of the AXI Ethernet. The Interrupt Status register uses one bit to represent each AXI Ethernet internal interruptible condition. One of these interruptible conditions, Hard register Access Complete (HardAcscmpl), comes from the TEMAC component and is further defined and enabled by the MIS and MIE

registers which are described in [MDIO Interrupt Status \(MIS\) Register - Offset 0x00000600, page 49](#) and [MDIO Interrupt Enable \(MIE\) Register - Offset 0x00000640, page 50](#).

When an interruptible condition occurs, it is captured in this register (represented as the corresponding bit being set to 1) even if the condition goes away. The latched interruptible condition is cleared by writing a 1 to that bit location. Writing a 1 to a bit location that is 0 has no effect. Likewise, writing a 0 to a bit location that is 1 has no effect. Multiple bits can be cleared in a single write.

For any bit set in the Interrupt Status Register, a corresponding bit must be set in the Interrupt Enable Register for the same bit position to be set in the Interrupt pending register. Whenever any bits are set in the Interrupt Pending Register, the INTERRUPT signal is driven active-High out of the AXI Ethernet. [Figure 8](#) shows the structure of the interrupt register.




Figure 7: Interrupt Status Register (offset 0x0000_000C)

DS759_07

[Table 14](#) shows the Interrupt Status Register bit definitions.

Table 14: Interrupt Status Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 9	Reserved	Read	0x0	Reserved: These bits are reserved for future use and always return zero.
8	PhyRstCmpl	Read/Write	0	PHY Reset Complete. When set to 1, this bit indicates the PHY can be accessed. This signal does not transition to 1 for 5 ms after PHY_RST_N transitions to 1. 0 - PHY not ready 1 - PHY ready
7	MgtRdy ⁽¹⁾	Read/Write	0 / 1	Serial Transceiver Ready: This bit indicates if the TEMAC is out of reset and ready for use. In systems that use a serial transceiver, this bit goes to 1 when the serial transceiver is ready to use. Prior to that time, access of TEMAC registers does not complete and the core does not operate. In systems that do not use an serial transceiver, this signal goes to 1 immediately after reset. 0 - serial transceiver / TEMAC not ready 1 - serial transceiver / TEMAC ready
6	RxDcmLock	Read/Write	1	Receive DCM Lock: No longer used, but reserved for future use. This bit is always one. 0 - Rx DCM not locked 1 - Rx DCM Locked
5	TxCmpl	Read/Write	0	Transmit Complete: This bit indicates that a frame was successfully transmitted. 0 - no frame transmitted 1 - frame transmitted
4	RxMemOvr	Read/Write	0	Receive Memory Overrun: This bit indicates that the receive Memory overflowed while receiving an Ethernet frame. 0 - normal operation, no overflow occurred 1 - receive Memory overflow occurred and data was lost

Table 14: Interrupt Status Register Bit Definitions (Cont'd)

Bit(s)	Name	Core Access	Reset Value	Description
3	RxRject ⁽²⁾	Read/Write	0	Receive Frame Rejected: This bit indicates that a receive frame was rejected. 0 - no receive frame rejected 1 - receive frame was rejected
2	RxCmpl	Read/Write	0	Receive Complete: This bit indicates that a packet was successfully received. 0 - no frame received 1 - frame received
1	AutoNeg	Read/Write	0	Auto Negotiation Complete: This bit indicates that auto negotiation of the SGMII or 1000 Base-X interface has completed. 0 - auto negotiation not complete 1 - auto negotiation complete
0	HardAcsCmpl	Read/Write	0	Hard register Access Complete: This bit indicates that an access of the TEMAC component has completed. 0 - Hard register access is not complete 1 - Hard register access is complete

Notes:

- This bit resets to 0 but can change to 1 immediately after reset is removed. This bit can remain at 0 for some time in systems that are using serial transceivers when the serial transceivers are not yet ready for use.
- See [Figure 2, page 7](#) for conditions that cause the receive frame reject interrupt to occur. The receive frame reject interrupt occurs for any of the following reasons:
 - The frame does not meet the Ethernet frame requirements as determined by the hard TEMAC core (bad FCS, bad length, etc).
 - In addition to the frame being good but not meeting the destination address filtering by the hard TEMAC, the frame also does not match one of the 4 multicast table entries, it is not a broadcast frame, it does not match the unicast address register, and the Hard TEMAC core is not in promiscuous mode.
 - The core was built to support extended multicast address filtering (C_MCAST_EXTEND=1), but the hard TEMAC core is not in promiscuous mode.
 - The frame is good and meets the destination address filtering by the hard TEMAC but it is a multicast frame and the multicast reject bit is set in the soft RAF register.
 - The frame is good and meets the destination address filtering by the hard TEMAC but it is a broadcast frame and the broadcast reject bit is set in the soft RAF register.




Figure 8: AXI Ethernet Interrupt Structure DS759_08

Interrupt Pending register (IP) - Offset 0x0000_0010

The Interrupt Pending Register is shown in Figure 9. This register combined with the IS, IE, MIS, and MIE registers define the interrupt interface of the AXI Ethernet. The Interrupt Pending register uses one bit to represent each AXI Ethernet internal interruptible condition that is represented in the Interrupt Status Register.

If one or more interrupt is latched in the Interrupt Status Register and corresponding enable bits are set in the Interrupt Enable Register, the corresponding bit is set in the Interrupt Pending Register. If one or more bits is set in the Interrupt Pending register, the INTERRUPT signal is driven active-High out of the AXI Ethernet.

The Interrupt Pending Register always represents the state of the Interrupt Status register bitwise AND'd with the IE register. The Interrupt Pending Register is read only. To clear a bit in the Interrupt Pending Register, either the corresponding bit must be cleared in either the Interrupt Status Register or in the Interrupt Enable Register.




Figure 9: Interrupt Pending Register (offset 0x0000_0010) DS759_09

Table 15 shows the Interrupt Pending Register bit definitions.

Table 15: Interrupt Pending Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 9	Reserved	Read	0x0	Reserved: These bits are reserved for future use and always return zero.
8	PhyRstCmplt	Read/Write	0	PHY Reset Complete. When set to 1, this bit indicates the PHY can be accessed. This signal does not transition to 1 for 5 ms after PHY_RST_N transitions to 1. 0 - PHY not ready 1 - PHY ready
7	MgtRdy	Read/Write	0	MGT Ready: This bit indicates if the TEMAC is out of reset and ready for use. In systems that use an serial transceiver, this bit goes to 1 when the serial transceiver is ready to use. Prior to that time, access of TEMAC registers does not complete and the core does not operate. In systems that do not use an serial transceiver, this signal goes to 1 immediately after reset. 0 - Serial Transceiver / TEMAC not ready 1 - Serial Transceiver / TEMAC ready
6	RxDcmLock	Read/Write	0	Receive DCM Lock: No longer used, but reserved for future use. This bit is always one. 0 - Rx DCM not locked 1 - Rx DCM Locked
5	TxCmplt	Read/Write	0	Transmit Complete: This bit indicates that a frame was successfully transmitted. 0 - no frame transmitted 1 - frame transmitted
4	RxMemOvr	Read/Write	0	Receive Memory Overrun: This bit indicates that the receive Memory overflowed while receiving an Ethernet frame. 0 - normal operation, no overflow occurred 1 - receive Memory overflow occurred and data was lost
3	RxRject	Read/Write	0	Receive Frame Rejected: This bit indicates that a receive frame was rejected. 0 - no receive frame rejected 1 - receive frame was rejected
2	RxCmplt	Read/Write	0	Receive Complete: This bit indicates that a packet was successfully received. 0 - no frame received 1 - frame received
1	AutoNeg	Read/Write	0	Auto Negotiation Complete: This bit indicates that auto negotiation of the SGMII or 1000 Base-X interface has completed. 0 - auto negotiation not complete 1 - auto negotiation complete
0	HardAcsCmplt	Read/Write	0	Hard register Access Complete: This bit indicates that an access of the TEMAC component has completed. 0 - Hard register access is not complete 1 - Hard register access is complete

Interrupt Enable Register (IE) - Offset 0x0000_0014

The Interrupt Enable Register is shown in Figure 10. This register, combined with the IS, IP, MIS, and MIE registers, define the interrupt interface of the AXI Ethernet. The Interrupt Enable register uses one bit to represent each AXI Ethernet internal interruptible condition represented in the Interrupt Status Register. Each bit set in the Interrupt Enable Register allows an interruptible condition bit in the Interrupt Status Register to pass through to the Interrupt Pending Register.




Figure 10: Interrupt Enable Register (offset 0x0000_0014)

Table 16 shows the Interrupt Enable Register bit definitions.

Table 16: Interrupt Enable Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 9	Reserved	Read	0x0	Reserved: These bits are reserved for future definition and always return zero.
8	PhyRstCmplt	Read/Write	0	PHY Reset Complete: Bit used to enable interrupt. 0 - Interrupt Disabled 1 - Interrupt Enabled
7	MgtRdy	Read/Write	0	MGT Ready: Bit used to enable interrupt. 0 - Interrupt Disabled 1 - Interrupt Enabled
6	RxDcmLock	Read/Write	0	Receive DCM Lock: Bit used to enable interrupt. 0 - Interrupt Disabled 1 - Interrupt Enabled
5	TxCmplt	Read/Write	0	Transmit Complete: Bit used to enable interrupt. 0 - Interrupt Disabled 1 - Interrupt Enabled
4	RxMemOvr	Read/Write	0	Receive Memory Overrun: Bit used to enable interrupt. 0 - Interrupt Disabled 1 - Interrupt Enabled
3	RxRjct	Read/Write	0	Receive Frame Rejected: Bit used to enable interrupt. 0 - Interrupt Disabled 1 - Interrupt Enabled
2	RxCmplt	Read/Write	0	Receive Complete: Bit used to enable interrupt. 0 - Interrupt Disabled 1 - Interrupt Enabled
1	AutoNeg	Read/Write	0	Auto Negotiation Complete: Bit used to enable interrupt. 0 - Interrupt Disabled 1 - Interrupt Enabled
0	HardAcscCmplt	Read/Write	0	Hard register Access Complete: Bit used to enable interrupt. 0 - Interrupt Disabled 1 - Interrupt Enabled

Transmit VLAN Tag Register (TTAG) - Offset 0x0000_0018

The Transmit VLAN Tag Register is shown in Figure 11. This register is only used when the VLAN tagging is included in the core at build-time (C_TXVLAN_TAG = 1). When a VLAN tag is added to a transmit frame, this is the value that is added to the frame right after the source address field. See [Extended VLAN Support, page 85](#) for more information about how VLAN tagging is performed.




Figure 11: Transmit VLAN Tag Register (offset 0x0000_0018)

Table 17 shows the Transmit VLAN Tag Register bit definitions.

Table 17: Transmit VLAN Tag register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 16	TPID	Read/Write	0x0	Tag Protocol Identifier.
15 - 13	Priority	Read/Write	0x0	User Priority.
12	CFI	Read/Write	0	Canonical Format Indicator.
11 - 0	VID	Read/Write	0x0	VLAN identifier: Uniquely identifies the VLAN to which the frame belongs.

Receive VLAN Tag Register (RTAG) - Offset 0x0000_001C

The Receive VLAN Tag Register is shown in Figure 12. This register is only used when the VLAN tagging is included in the core at build-time (C_RXVLAN_TAG = 1). When a VLAN tag is added to a receive frame, this is the value that is added to the frame right after the source address field. See [Extended VLAN Support, page 85](#) for more information about how VLAN tagging is performed.




Figure 12: Receive VLAN Tag Register (offset 0x0000_001C)

Table 18 shows the Receive VLAN Tag Register bit definitions.

Table 18: Receive VLAN Tag Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 16	TPID	Read/Write	0x0	Tag Protocol Identifier.
15 - 13	Priority	Read/Write	0x0	User Priority.
12	CFI	Read/Write	0	Canonical Format Indicator.
11 - 0	VID	Read/Write	0x0	VLAN identifier: Uniquely identifies the VLAN to which the frame belongs

Unicast Address Word Lower Register (UAWL) - Offset 0x0000_0020

The Unicast Address Word Lower Register is shown in Figure 13. This register and the Unicast Address Word Upper Register (UAWU) are **only used when extended multicast filtering is included** in the core at build-time (`C_MCAST_EXTEND = 1`) and is enabled. These registers should not be confused with the UAW0 and UAW1 registers which are registers inside the TEMAC core which are **only used when extended multicast filtering is excluded in the core at build-time or is disabled**. When using extended multicast filtering, the TEMAC core must be placed in promiscuous address filtering mode. This register allows filtering of unicast frames not matching the address stored in these registers. See [Extended Multicast Address Filtering Mode, page 80](#) for more information.




Figure 13: Unicast Address Word Lower Register (offset 0x020)

Table 19 shows the Unicast Address Word Lower Register bit definitions.

Table 19: Unicast Address Word Lower Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 0	UnicastAddr	Read/Write	0x00000000	Unicast Address (31:0): This address is used to match against the destination address of any received frames. The address is ordered so the first byte transmitted/received is the lowest positioned byte in the register; for example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in UnicastAddr(47:0) as 0xFFEEDDCCBBAA.

Unicast Address Word Upper Register (UAWU) - Offset 0x0000_0024

The Unicast Address Word Upper Register is shown in Figure 14. This register and the register are only used when extended multicast filtering is included in the core at build-time (`C_MCAST_EXTEND = 1`). When using extended multicast filtering, the TEMAC core must be placed in promiscuous address filtering mode. This register allows filtering of unicast frames not matching the address stored in these registers. See [Extended Multicast Address Filtering Mode, page 80](#) for more information.




Figure 14: Unicast Address Word Upper Register (offset 0x024)

Table 20 shows the Unicast Address Word Upper Register bit definitions.

Table 20: Unicast Address Word Upper Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 16	Reserved	Read	0x0	Reserved: These bits are reserved for future use and always return zero.
15 - 0	UnicastAddr	Read/Write	0x00000000	Unicast Address (47:32): This address is used to match against the destination address of any received frames. The address is ordered so the first byte transmitted/received is the lowest positioned byte in the register; for example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in UnicastAddr(47:0) as 0xFFEEDDCBBAA.

VLAN TPID Word 0 Register (TPID0) - Offset 0x0000_0028

The VLAN TPID Word 0 Register is shown in Figure 15. This register is only used when transmit and/or receive VLAN functions are included in the core at build-time (C_TXVLAN_TAG = 1 and/or C_RXVLAN_TAG = 1 and/or C_TXVLAN_STRP= 1 and/or C_RXVLAN_STRP= 1 and/or C_TXVLAN_TRAN = 1 and/or C_RXVLAN_TRAN = 1). This register and the following register allow 4 TPID values be specified for recognizing VLAN frames for both the transmit and receive paths. The most common values for VLAN TPID are 0x8100, 0x9100, 0x9200, 0x88A8. See [Extended VLAN Support, page 85](#) for more information about extended VLAN functions.




Figure 15: VLAN TPID Word 0 Register (offset 0x0000_0028)

Table 21 shows the VLAN TPID Word 0 Register bit definitions.

Table 21: VLAN TPID Word 0 Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 16	TPID value 1	Read/Write	0x0	TPID Value 1: These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.
15 - 0	TPID value 0	Read/Write	0x0	TPID Value 0: These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.

VLAN TPID Word 1 Register (TPID1) - Offset 0x0000_002C

The VLAN TPID Word 1 Register is shown in Figure 16. This register is only used when transmit and/or receive VLAN functions are included in the core at build-time (C_TXVLAN_TAG = 1 and/or C_RXVLAN_TAG = 1 and/or C_TXVLAN_STRP= 1 and/or C_RXVLAN_STRP= 1 and/or C_TXVLAN_TRAN = 1 and/or C_RXVLAN_TRAN = 1). This register and the previous register allow 4 TPID values be specified for recognizing VLAN frames for both the transmit and receive paths. The most common values for VLAN TPID are 0x8100, 0x9100, 0x9200, 0x88A8. See [Extended VLAN Support, page 85](#) for more information about extended VLAN functions.




Figure 16: VLAN TPID Word 1 Register (offset 0x0000_002C)

Table 22 shows the VLAN TPID Word 1 Register bit definitions.

Table 22: VLAN TPID Word 1 Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 16	TPID value 3	Read/Write	0x0	TPID Value 3: These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.
15 - 0	TPID value 2	Read/Write	0x0	TPID Value 2: These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.

PCS PMA Soft TEMAC Status Register (PPST) - Offset 0x0000_0030

The PCS PMA Soft TEMAC Status Register is shown in Figure 17. This register reports valid information when AXI Ethernet is configured for SGMII or 1000Base-X with the Soft TEMAC operating at 10/100/1000 Mb/s (C_TYPE = 1 and C_PHY_TYPE = 4 or 5). It provides additional information about the serial interface status. For all other configurations, this register returns zeroes.




Figure 17: PCS PMA Soft TEMAC Status Register (offset 0x0000_0030)

Table 23 shows the PCS PMA Soft TEMAC Status Register bit definitions.

Table 23: PCS PMA Soft TEMAC Status Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 14	Reserved	Read	0x000000	Reserved
13	RmtFlt	Read	0	RmtFlt: Remote Fault (1000Base-X only) When this bit is logic one, it indicates that a remote fault is detected and the type of remote fault is indicated by bits[9:8]. Note: This bit is only deasserted when a MDIO read is made to status register (register1 in Table 105). This signal has no significance in SGMII PHY mode.

Table 23: PCS PMA Soft TEMAC Status Register Bit Definitions (Cont'd)

Bit(s)	Name	Core Access	Reset Value	Description
12	Duplex	Read	0	Duplex: Duplex Mode This bit indicates the Duplex mode negotiated with the link partner 1 = Full Duplex 0 = Half Duplex Note: Half Duplex is not supported
11 - 10	Speed	Read	00	Speed: Speed This signal indicates the speed negotiated and is only valid when Auto-Negotiation is enabled. The signal encoding is: 11 = Reserved 10 = 1000 Mb/s 01 = 100 Mb/s 00 = 10 Mb/s
9 - 8	RmtFltEnc	Read	00	RmtFltEnc: Remote Fault Encoding (1000Base-X only) This signal indicates the remote fault encoding (IEEE 802.3-2008 table 37-3). This signal is validated by bit 13, RmtFlt, and is only valid when Auto-Negotiation is enabled.
7	PhyLinkStatus	Read	0	PhyLinkStatus: PHY Link Status (SGMII only) When operating in SGMII mode, this bit represents the link status of the external PHY device attached to the other end of the SGMII link (High indicates that the PHY has obtained a link with its link partner; low indicates that it has not linked with its link partner). When operating in 1000BASE-X mode this bit remains low and should be ignored.
6	RXNOTINTABLE	Read	0	RXNOTINTABLE: Receive Not In Table. The core has received a code group which is not recognized from the 8B/10B coding tables.
5	RXDISPERR	Read	0	RXDISPERR: Receive Disparity Error. The core has received a running disparity error during the 8B/10B decoding function.
4	RUDI_INVLD	Read	0	RUDI_INVLD: RUDI(/INVALID/). The core has received invalid data while receiving /C/ or /I/ ordered set.
3	RUDI_I	Read	0	RUDI_I: RUDI(/I/). The core is receiving /I/ ordered sets (Idles)
2	RUDI_C	Read	0	RUDI_C: RUDI(/C/). The core is receiving /C/ ordered sets (Auto-Negotiation Configuration sequences).
1	LinkSync	Read	0	LinkSynch: Link Synchronization. This signal indicates the state of the synchronization state machine (IEEE802.3 figure 36-9) which is based on the reception of valid 8B/10B code groups. This signal is similar to Bit[0] (Link Status), but is NOT qualified with Auto-Negotiation. When High, link synchronization has been obtained and in the synchronization state machine, sync_status=OK. When low, synchronization has failed.
0	LinkStatus	Read	0	LinkStatus: Link Status. This signal indicates the status of the link. When High, the link is valid: synchronization of the link has been obtained <i>and</i> Auto-Negotiation (if present and enabled) has successfully completed. When low, a valid link has not been established. Either link synchronization has failed or Auto-Negotiation (if present and enabled) has failed to complete. When auto-negotiation is enabled this signal is identical to Bit[1].

Statistics Counters - Offset 0x0000_0200-0x0000_03FF

The set of 64-bit counters are only present when selected at build-time. The counters keep track of statistics for the transmit and receive Ethernet traffic and are defined in Table 24. The Half Duplex counters have been omitted because this core does not support Half-Duplex.

Table 24: Statistics Counter locations

C_BASEADDR + Offset	Name	Description
0x200	Received bytes (lower 32 bits)	(RXBL) A count of bytes of frames received (destination address to frame check sequence inclusive).
0x204	Received bytes (upper 32 bits)	(RXBU) A count of bytes of frames received (destination address to frame check sequence inclusive).
0x208	Transmitted bytes (lower 32 bits)	(TXBL) A count of bytes of frames transmitted (destination address to frame check sequence inclusive).
0x20C	Transmitted bytes (upper 32 bits)	(TXBU) A count of bytes of frames transmitted (destination address to frame check sequence inclusive).
0x210	Undersize frames received (lower 32 bits)	(RXUNDRL) A count of the number of frames received (less than 64 bytes in length) but otherwise well formed.
0x214	Undersize frames received (upper 32 bits)	(RXUNDRL) A count of the number of frames received (less than 64 bytes in length) but otherwise well formed.
0x218	Fragment frames received (lower 32 bits)	(RXFRAGL) A count of the number of frames received (less than 64 bytes in length) with a bad frame check sequence field.
0x21C	Fragment frames received (upper 32 bits)	(RXFRAGU) A count of the number of frames received (less than 64 bytes in length) with a bad frame check sequence field.
0x220	64 byte Frames Received OK (lower 32 bits)	(RX64BL) A count of error-free frames received that were 64 bytes in length.
0x224	64 byte Frames Received OK (upper 32 bits)	(RX64BU) A count of error-free frames received that were 64 bytes in length.
0x228	65-127 byte Frames Received OK (lower 32 bits)	(RX65B127L) A count of error-free frames received that were between 65 and 127 bytes in length.
0x22C	65-127 byte Frames Received OK (upper 32 bits)	(RX65B127U) A count of error-free frames received that were between 65 and 127 bytes in length.
0x230	128-255 byte Frames Received OK (lower 32 bits)	(RX128B255L) A count of error-free frames received that were between 128 and 255 bytes in length.
0x234	128-255 byte Frames Received OK (upper 32 bits)	(RX128B255U) A count of error-free frames received that were between 128 and 255 bytes in length.
0x238	256-511 byte Frames Received OK (lower 32 bits)	(RX256B511L) A count of error-free frames received that were between 256 and 511 bytes in length.
0x23C	256-511 byte Frames Received OK (upper 32 bits)	(RX256B511U) A count of error-free frames received that were between 256 and 511 bytes in length.
0x240	512-1023 byte Frames Received OK (lower 32 bits)	(RX512B1023L) A count of error-free frames received that were between 512 and 1023 bytes in length.
0x244	512-1023 byte Frames Received OK (upper 32 bits)	(RX512B1023U) A count of error-free frames received that were between 512 and 1023 bytes in length.
0x248	1024-MaxFrameSize byte Frames Received OK (lower 32 bits)	(RX1024BL) A count of error-free frames received that were between 1024 bytes and the specified IEEE 802.3-2002 maximum legal length.
0x24C	1024-MaxFrameSize byte Frames Received OK (upper 32 bits)	(RX1024BU) A count of error-free frames received that were between 1024 bytes and the specified IEEE 802.3-2002 maximum legal length.
0x250	Oversize Frames Received OK (lower 32 bits)	(RXOVRL) A count of otherwise error-free frames received that exceeded the maximum legal frame length specified in IEEE 802.3-2002.

Table 24: Statistics Counter locations (Cont'd)

C_BASEADDR + Offset	Name	Description
0x254	Oversize Frames Received OK (upper 32 bits)	(RXOVRU) A count of otherwise error-free frames received that exceeded the maximum legal frame length specified in IEEE 802.3-2002.
0x258	64 byte Frames Transmitted OK (lower 32 bits)	(TX64BL) A count of error-free frames transmitted that were 64 bytes in length.
0x25C	64 byte Frames Transmitted OK (upper 32 bits)	(TX64BU) A count of error-free frames transmitted that were 64 bytes in length.
0x260	65-127 byte Frames Transmitted OK (lower 32 bits)	(TX65B127L) A count of error-free frames transmitted that were between 65 and 127 bytes in length.
0x264	65-127 byte Frames Transmitted OK (upper 32 bits)	(TX65B127U) A count of error-free frames transmitted that were between 65 and 127 bytes in length.
0x268	128-255 byte Frames Transmitted OK (lower 32 bits)	(TX128B255L) A count of error-free frames transmitted that were between 128 and 255 bytes in length.
0x26C	128-255 byte Frames Transmitted OK (upper 32 bits)	(TX128B255U) A count of error-free frames transmitted that were between 128 and 255 bytes in length.
0x270	256-511 byte Frames Transmitted OK (lower 32 bits)	(TX256B511L) A count of error-free frames transmitted that were between 256 and 511 bytes in length.
0x274	256-511 byte Frames Transmitted OK (upper 32 bits)	(TX256B511U) A count of error-free frames transmitted that were between 256 and 511 bytes in length.
0x278	512-1023 byte Frames Transmitted OK (lower 32 bits)	(TX512B1023L) A count of error-free frames transmitted that were between 512 and 1023 bytes in length.
0x27C	512-1023 byte Frames Transmitted OK (upper 32 bits)	(TX512B1023U) A count of error-free frames transmitted that were between 512 and 1023 bytes in length.
0x280	1024-MaxFrameSize byte Frames Transmitted OK (lower 32 bits)	(TX1024BL) A count of error-free frames transmitted that were between 1024 and the specified IEEE 802.3-2002 maximum legal length.
0x284	1024-MaxFrameSize byte Frames Transmitted OK (upper 32 bits)	(TX1025BU) A count of error-free frames transmitted that were between 1024 and the specified IEEE 802.3-2002 maximum legal length.
0x288	Oversize Frames Transmitted OK (lower 32 bits)	(TXOVRU) A count of otherwise error-free frames transmitted that exceeded the maximum legal frame length specified in IEEE 802.3-2002.
0x28C	Oversize Frames Transmitted OK (upper 32 bits)	(TXOVRU) A count of otherwise error-free frames transmitted that exceeded the maximum legal frame length specified in IEEE 802.3-2002.
0x290	Frames Received OK (lower 32 bits)	(RXFL) A count of error-free frames received.
0x294	Frames Received OK (upper 32 bits)	(RXFU) A count of error-free frames received.
0x298	Frame Check Sequence Errors (lower 32 bits)	(RXFCSERL) A count of received frames that failed the CRC check and were at least 64 bytes in length.
0x29C	Frame Check Sequence Errors (upper 32 bits)	(RXFCSERU) A count of received frames that failed the CRC check and were at least 64 bytes in length.
0x2A0	Broadcast Frames Received OK (lower 32 bits)	(RXBCSTFL) A count of frames that were successfully received and were directed to the broadcast group address.

Table 24: Statistics Counter locations (Cont'd)

C_BASEADDR + Offset	Name	Description
0x2A4	Broadcast Frames Received OK (upper 32 bits)	(RXBCSTFU) A count of frames that were successfully received and were directed to the broadcast group address.
0x2A8	Multicast Frames Received OK (lower 32 bits)	(RXMCSTFL) A count of frames that were successfully received and were directed to a non broadcast group address.
0x2AC	Multicast Frames Received OK (upper 32 bits)	(RXMCSTFU) A count of frames that were successfully received and were directed to a non broadcast group address.
0x2B0	Control Frames Received OK (lower 32 bits)	(RXCTRFL) A count of error-free frames received that contained the special Control Frame identifier in the length/type field.
0x2B4	Control Frames Received OK (upper 32 bits)	(RXCTRFU) A count of error-free frames received that contained the special Control Frame identifier in the length/type field.
0x2B8	Length/Type Out of Range (lower 32 bits)	(RXLTERL) A count of frames received that were at least 64 bytes in length where the length/type field contained a length value that did not match the number of MAC data bytes received. The counter also increments for frames in which the length/type field indicated that the frame contained padding, but where the number of MAC data bytes received was greater than 64 bytes (minimum frame size). The exception to the this is when the Length/Type Error Checks are disabled in the chosen MAC, in which case this counter does not increment.
0x2BC	Length/Type Out of Range (upper 32 bits)	(RXLTERU) A count of frames received that were at least 64 bytes in length where the length/type field contained a length value that did not match the number of MAC data bytes received. The counter also increments for frames in which the length/type field indicated that the frame contained padding, but where the number of MAC data bytes received was greater than 64 bytes (minimum frame size). The exception to the this is when the Length/Type Error Checks are disabled in the chosen MAC, which case this counter does not increment.
0x2C0	VLAN Tagged Frames Received OK (lower 32 bits)	(RXVLANFL) A count of error-free VLAN frames received. This counter only increments when the receiver is configured for VLAN operation
0x2C4	VLAN Tagged Frames Received OK (upper 32 bits)	(RXVLANFU) A count of error-free VLAN frames received. This counter only increments when the receiver is configured for VLAN operation
0x2C8	Pause Frames Received OK (lower 32 bits)	(RXPFL) A count of error-free frames received that: <ul style="list-style-type: none"> • Contained the MAC Control type identifier 88-08 in the length/type field • Contained a destination address that matched either the MAC Control multicast address or the configured source address of the MAC • Contained the PAUSE opcode • Were acted upon by the MAC
0x2CC	Pause Frames Received OK (upper 32 bits)	(RXPFU) A count of error-free frames received that: <ul style="list-style-type: none"> • Contained the MAC Control type identifier 88-08 in the length/type field • Contained a destination address that matched either the MAC Control multicast address or the configured source address of the MAC • Contained the PAUSE opcode • Were acted upon by the MAC

Table 24: Statistics Counter locations (Cont'd)

C_BASEADDR + Offset	Name	Description
0x2D0	Control Frames Received with Unsupported Opcode (lower 32 bits)	(RXUOPFL) A count of error-free frames received that contained the MAC Control type identifier 88-08 in the length/type field but were received with an opcode other than the PAUSE opcode.
0x2D4	Control Frames Received with Unsupported Opcode (upper 32 bits)	(RXUOPFU) A count of error-free frames received that contained the MAC Control type identifier 88-08 in the length/type field but were received with an opcode other than the PAUSE opcode.
0x2D8	Frames Transmitted OK (lower 32 bits)	(TXFL) A count of error-free frames transmitted.
0x2DC	Frames Transmitted OK (upper 32 bits)	(TXFU) A count of error-free frames transmitted.
0x2E0	Broadcast Frames Transmitted OK (lower 32 bits)	(TXBCSTFL) A count of error-free frames that were transmitted to the broadcast address.
0x2E4	Broadcast Frames Transmitted OK (upper 32 bits)	(TXBCSTFU) A count of error-free frames that were transmitted to the broadcast address.
0x2E8	Multicast Frames Transmitted OK (lower 32 bits)	(TXMCSTFL) A count of error-free frames that were transmitted to a group destination address other than broadcast.
0x2EC	Multicast Frames Transmitted OK (upper 32 bits)	(TXMCSTFU) A count of error-free frames that were transmitted to a group destination address other than broadcast.
0x2F0	Underrun Errors (lower 32 bits)	(TXUNDRERL) A count of frames that would otherwise be transmitted by the core but could not be completed due to the assertion of TX_UNDERRUN during the frame transmission.
0x2F4	Underrun Errors (upper 32 bits)	(TXUNDRERU) A count of frames that would otherwise be transmitted by the core but could not be completed due to the assertion of TX_UNDERRUN during the frame transmission.
0x2F8	Control Frames Transmitted OK (lower 32 bits)	(TXCTRFL) A count of error-free frames transmitted that contained the MAC Control Frame type identifier 88-08 in the length/type field.
0x2FC	Control Frames Transmitted OK (upper 32 bits)	(TXCTRFL) A count of error-free frames transmitted that contained the MAC Control Frame type identifier 88-08 in the length/type field.
0x300	VLAN Tagged Frames Transmitted OK (lower 32 bits)	(TXVLANFL) A count of error-free VLAN frames transmitted. This counter only increments when the transmitter is configured for VLAN operation.
0x304	VLAN Tagged Frames Transmitted OK (upper 32 bits)	(TXVLANFU) A count of error-free VLAN frames transmitted. This counter only increments when the transmitter is configured for VLAN operation.
0x308	Pause Frames Transmitted OK (lower 32 bits)	(TXPFL) A count of error-free PAUSE frames generated and transmitted by the MAC in response to an assertion of pause_req.
0x30C	Pause Frames Transmitted OK (upper 32 bits)	(TXPFU) A count of error-free PAUSE frames generated and transmitted by the MAC in response to an assertion of pause_req.

TEMAC Receive Configuration Word 0 (RCW0) Register - Offset 0x0000_0400

The TEMAC Receive Configuration Word 0 Register is shown in Figure 18. This register can be written at any time but the receiver logic only applies the configuration changes during Inter Frame gaps.




Figure 18: TEMAC Receive Configuration Word 0 (RCW0) Register (offset 0x400)

Table 25 shows the TEMAC Receive Configuration Word 0 Register bit definitions.

Table 25: TEMAC Receive Configuration Word 0 (RCW0) Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 0	PauseAddr	Read/Write	0xDDC CBBAA	Pause Frame Ethernet MAC Address (31:0): This address is used to match the destination address of any received flow control frames. It is also used as the source address for any transmitted flow control frames. This address is ordered so that the first byte transmitted/ received is the lowest position byte in the register. For example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in the PauseAddr(47:0) as 0xFFEED-DCCBBAA.

TEMAC Receive Configuration Word 1 (RCW1) Register - Offset 0x0000_0404

The TEMAC Receive Configuration Word 1 Register is shown in Figure 19. This register can be written at any time but the receiver logic only applies the configuration changes during Inter Frame gaps. The exception to this is the Reset bit which is effective immediately.




Figure 19: TEMAC Receive Configuration Word 1 (RCW1) Register (offset 0x404)

Table 26 shows the TEMAC Receive Configuration Word1 Register bit definitions.

Table 26: TEMAC Receive Configuration Word1 (RCW1) Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31	RST	Read/Write	0	Reset: When this bit is 1, the receiver is reset. The bit automatically resets to 0. The reset also sets all of the receiver configuration registers to their default values. Resetting the receiver without resetting AXI Ethernet could cause the core to be in an unknown state. 0 - no reset 1 - initiate a receiver reset
30	JUM ⁽¹⁾	Read/Write	1	Jumbo Frame Enable: When this bit is 1 the receiver accepts frames over the maximum length specified in IEEE Std 802.3-2002 specification. 0 - receive jumbo frames disabled 1 - receive jumbo frames enabled
29	FCS	Read/Write	1	In-Band FCS Enable: When this bit is 1, the receiver provides the FCS field with the rest of the frame data. When this bit is 0 the FCS field is stripped from the receive frame data. In either case the FCS field is verified. 0 - strip the FCS field from the receive frame data 1 - provide the FCS field with the receive frame data
28	RX	Read/Write	0	Receive Enable: When this bit is 1, the receiver logic is enabled to operate. When this bit is 0, the receiver ignores activity on the receive interface. 0 - receive disabled 1 - receive enabled
27	VLAN ⁽²⁾	Read/Write	1	VLAN Frame Enable: When this bit is 1, the receiver accepts VLAN tagged frames. The maximum payload length increases by four bytes. 0 - receive of VLAN frames disabled 1 - receive of VLAN frames enabled
26	HD	Read/Write	0	Half-Duplex Mode: When this bit is 1, the receive operates in half-duplex mode. When this bit is 0, the receiver operates in full-duplex mode. Only full-duplex is supported so this bit should always be set to 0. 0 - full-duplex receive 1 - half-duplex receive
25	LT_DIS	Read/Write	0	Length/Type Field Valid Check Disable: When this bit is 1, it disables the Length/Type field check on the receive frame. 0 - perform Length/Type field check 1 - do not perform Length/Type field check
24	CL_DIS	Read/Write	0x0	Control Frame Length Check Disable: When this bit is 1, control frames larger than the minimum frame length can be accepted
23 - 16	Reserved	Read	0x0	Reserved: These bits are reserved for future use and always return zero.
15 - 0	PauseAddr	Read/Write	0xFFEE	Pause Frame Ethernet MAC Address (47:32): This address is used to match the destination address of any received flow control frames. It is also used as the source address for any transmitted flow control frames. This address is ordered so that the first byte transmitted/ received is the lowest position byte in the register. For example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in the PauseAddr(47:0) as 0xFFEEDDCCBBAA.

Notes:

- Extended VLAN function require that jumbo frames be enabled.
- This bit enables basic VLAN operation that is native to the TEMAC core. The TEMAC core recognizes VLAN frames when the Type/Length field contains a VLAN TAG with a TPID value of 0x8100. No other TPID values are recognized. Extended VLAN mode described later allow programmable TPID values. This bit must be 0 (disabled) when using extended VLAN mode.

TEMAC Transmit Configuration (TC) Register - Offset 0x0000_0408

The TEMAC Transmit Configuration Register is shown in Figure 20. This register can be written at any time but the transmitter logic only applies the configuration changes during Inter Frame gaps. The exception to this is the Reset bit which is effective immediately.




Figure 20: TEMAC Transmit Configuration Register (offset 0x408)

Table 27 shows the TEMAC Transmit Configuration Register bit definitions.

Table 27: TEMAC Transmit Configuration Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31	RST	Read/Write	0	Reset: When this bit is 1, the transmitter is reset. The bit automatically resets to 0. The reset also sets all of the transmitter configuration registers to their default values. Resetting the transmitter without resetting AXI Ethernet could cause the core to be in an unknown state. 0 - no reset 1 - initiate a transmitter reset
30	JUM ⁽¹⁾	Read/Write	1	Jumbo Frame Enable: When this bit is 1 the transmitter sends frames over the maximum length specified in IEEE Std 802.3-2002 specification. 0 - send jumbo frames disabled 1 - send jumbo frames enabled
29	FCS	Read/Write	0	In-Band FCS Enable: When this bit is 1, the transmitter accepts the FCS field with the rest of the frame data. When this bit is 0 the FCS field is calculated and supplied by the transmitter. In either case the FCS field is verified. 0 - transmitter calculates and sends FCS field 1 - FCS field is provided with transmit frame data
28	TX	Read/Write	0	Transmit Enable: When this bit is 1, the transmit logic is enabled to operate. 0 - transmit disabled 1 - transmit enabled
27	VLAN ⁽²⁾	Read/Write	1	VLAN Frame Enable: When this bit is 1, the transmitter allows transmission of VLAN tagged frames. 0 - transmit of VLAN frames disabled 1 - transmit of VLAN frames enabled
26	HD	Read/Write	0	Half-Duplex Mode: When this bit is 1, the transmitter operates in half-duplex mode. When this bit is 0, the transmitter operates in full-duplex mode. Only full-duplex is supported so this bit should always be set to 0. 0 - full-duplex transmit 1 - half-duplex transmit
25	IFG	Read/Write	1	Inter Frame Gap Adjustment Enable: When this bit is 1, the transmitter uses the value of the IFGP register (Figure 6) to extend the transmit Inter Frame Gap beyond the minimum of 12 idle cycles (96-bit times on the Ethernet Interface). 0 - no IFGP adjustment enabled 1 - IFGP adjusted based on IFGP register

Table 27: TEMAC Transmit Configuration Register Bit Definitions (Cont'd)

Bit(s)	Name	Core Access	Reset Value	Description
24 - 0	Reserved	Read	0x0	Reserved: These bits are reserved for future use and always return zero.

Notes:

- Extended VLAN function require that jumbo frames be enabled.
- This bit enables basic VLAN operation that is native to the TEMAC core. The TEMAC core recognizes VLAN frames when the Type/Length field contains a VLAN TAG with a TPID value of 0x8100. No other TPID values are recognized. Extended VLAN mode described later allow programmable TPID values. This bit must be 0 (disabled) when using extended VLAN mode.

TEMAC Flow Control Configuration (FCC) Register - Offset 0x0000_040C

The TEMAC Flow Control Configuration Register is shown in Figure 21. This register can be written at any time but the flow control logic only applies the configuration changes during Inter Frame gaps.




Figure 21: TEMAC Flow Control Configuration Register (offset 0x40C)

Table 28 shows the TEMAC Flow Control Configuration Register bit definitions.

Table 28: TEMAC Flow Control Configuration Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31	Reserved	Read	0	Reserved: These bits are reserved for future use and always return zero.
30	FCTX	Read/Write	1	Transmit Flow Control Enable: When this bit is 1, the transmitter sends a flow control frame when a value is written to the Transmit Pause Frame Register (TPF) - Offset 0x0000_0004, page 20 . 0 - transmit flow control frame disabled 1 - transmit flow control frame enabled
29	FCRX	Read/Write	1	Receive Flow Control Enable: When this bit is 1, the receive flow control frames inhibit transmitter operation. When this bit is 0, the flow control frames are passed through with other receive frames. 0 - receive flow control disabled 1 - receive flow control enabled
28 - 0	Reserved	Read	0x0	Reserved: These bits are reserved for future use and always return zero.

TEMAC Ethernet MAC Mode Configuration (EMMC) Register - Offset 0x0000_0410

The TEMAC Ethernet MAC Mode Configuration Register is shown in Figure 22. This register can be written at any time but the Ethernet interface only applies the configuration changes during Inter Frame gaps. This register is slightly different for implementations using the soft TEMAC (C_TYPE = 0 or C_TYPE = 1) and Virtex-6 hard TEMAC (C_TYPE = 2).




Figure 22: TEMAC Ethernet MAC Mode Configuration Register (offset 0x410)

Table 29 shows the TEMAC Ethernet MAC Mode Configuration Register bit definitions.

Table 29: TEMAC Ethernet MAC Mode Configuration Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 30	Link Speed	Read/Write ⁽¹⁾⁽²⁾	10 / 01 ⁽³⁾	Link Speed Selection: The speed of the Ethernet interface is defined by the following values. 10 - 1000 Mb/s 01 - 100 Mb/s 00 - 10 Mb/s 11 - N/A
29	RGMII	Read Read/Write ⁽¹⁾⁽²⁾	0	RGMII Mode Enable: When this bit is 1, the Ethernet interface is configured in RGMII mode. 0 - not configured in RGMII mode 1 - configured in RGMII mode
28	SGMII	Read Read/Write ⁽¹⁾⁽²⁾	0	SGMII Mode Enable: When this bit is 1, the Ethernet interface is configured in SGMII mode. 0 - not configured in SGMII mode 1 - configured in SGMII mode
27	GPCS	Read Read/Write ⁽¹⁾⁽²⁾	0	1000BASE-X Mode Enable: When this bit is 1, the Ethernet interface is configured in 1000BASE-X mode. 0 - not configured in 1000BASE-X mode 1 - configured in 1000BASE-X mode
26	HOST	Read Read/Write ⁽¹⁾⁽²⁾	1 / 0 ⁽⁴⁾	Host Interface Enable: When this bit is 1, the host interface is enabled. 0 - host interface disabled 1 - host interface is enabled
25	TX16	Read Read/Write ⁽¹⁾⁽²⁾	0	Transmit 16-bit Data Interface Enable: When this bit is 1 and 1000BASE-X is being used, the transmit data interface is 16 bits wide. When this bit is 0, the transmit data interface is 8-bits wide. The 16-bit interface is not supported so this bit should always return 0. 0 - 8-bit transmit data interface 1 - 16-bit transmit data interface

Table 29: TEMAC Ethernet MAC Mode Configuration Register Bit Definitions (Cont'd)


Bit(s)	Name	Core Access	Reset Value	Description
24	RX16	Read Read/Write ⁽¹⁾⁽²⁾	0	Receive 16-bit Data Interface Enable: When this bit is 1 and 1000BASE-X is being used, the receive data interface is 16 bits wide. When this bit is 0, the receive data interface is 8-bits wide. The 16-bit interface is not supported so this bit should always return 0. 0 - 8-bit receive data interface 1 - 16-bit receive data interface
23-9	Reserved	Read	0x0	Reserved: These bits are reserved for future use and always return zero.
8-0	Link Timer	Read/Write ⁽¹⁾⁽²⁾		Link Timer: Sets the programmable link timer value, for operation with 1000BASE-X or SGMII modes

Notes:

1. The entire contents of this register are Read/Write accessible for the Virtex-6 hard TEMAC configuration, but only bits 31-30 are Read/Write accessible in the Soft TEMAC configuration
2. Only bits 31-30 are used with soft TEMAC. All other bits are reserved.
3. The Reset Value for LINK SPEED is "10" or 1000 Mb/s for all PHY interfaces except for MII which is not capable of that speed. The Reset Value for LINK SPEED for the MII interface is "01" or 100 Mb/s.
4. The use of the Host interface is hidden from the user and is of no concern. However, this register returns a different reset value for different TEMAC implementations. The soft TEMAC implementation returns a 0 while the Virtex-6 hard TEMAC implementation returns a 1.

Receive Max Frame Configuration (RXFC) Register - Offset 0x00000414

The Receive Max Frame Configuration Register is shown in Figure 23. This register applies only to the Soft TEMAC.



DS759_23

Figure 23: Receive Max Frame Configuration Register (offset 0x00000414)


Table 30 shows the Receive Max Frame Configuration Register bit definitions. This register applies only to the Soft TEMAC.

Table 30: Receive Max Frame Configuration Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 17	Reserved	Read	0	Reserved. These bits are reserved for future use and always return zero.
16	Enable	Read/Write	0	RX Max Frame Enable. When low the MAC assumes use of the standard 1518/1522 depending upon the setting of VLAN Frame Enable in Table 26. When High the MAC allows frames up to RX Max Frame Length irrespective of the value of VLAN Frame Enable. If Jumbo Frame Enable is set in Table 26 then this register has no effect.
15	Reserved	Read	0	Reserved. These bits are reserved for future use and always return zero.
14 - 0	Max Frame Length	Read/Write	0x7D0	RX Max Frame Length: Set to preferred MAX frame length.

Transmit Max Frame Configuration (TXFC) Register - Offset 0x00000418

The Transmit Max Frame Configuration Register is shown in is shown in [Figure 24](#). This register applies only to the Soft TEMAC.



DS759_24

Figure 24: Transmit Max Frame Configuration Register (offset 0x00000418)

[Table 31](#) shows the Transmit Max Frame Configuration Register bit definitions. This register applies only to the Soft TEMAC.

Table 31: Transmit Max Frame Configuration Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 17	Reserved	Read	0	Reserved. These bits are reserved for future use and always return zero.
16	Enable	Read/Write	0	TX Max Frame Enable. When low the MAC assumes use of the standard 1518/1522 depending upon the setting of VLAN Frame Enable in Table 27 . When High the MAC allows frames up to TX Max Frame Length irrespective of the value of VLAN Frame Enable. If Jumbo Frame Enable is set in Table 27 then this register has no effect.
15	Reserved	Read	0	Reserved. These bits are reserved for future use and always return zero.
14 - 0	Max Frame Length	Read/Write	0x7D0	TX Max Frame Length: Set to preferred MAX frame length.

TEMAC RGMII/SGMII Configuration (PHYC) Register - Offset 0x00000420

The TEMAC RGMII/SGMII Configuration Register is shown in Figure 25. This register applies only to the Hard TEMAC.




Figure 25: TEMAC RGMII/SGMII Configuration Register (offset 0x00000420)


Table 32 shows the TEMAC RGMII/SGMII Configuration Register bit definitions. This register applies only to the Hard TEMAC

Table 32: TEMAC RGMII/SGMII Configuration Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 30	SGMII Link Speed	Read	0x0	SGMII Link Speed: Valid in SGMII mode only. This displays the SGMII speed information as received from auto negotiation by the speed field of the PCS/PMA register 5 (Table 97). The speed of the Ethernet interface is defined by the following values. 10 - 1000 Mb/s 01 - 100 Mb/s 00 - 10 Mb/s 11 - N/A
29 - 4	Reserved	Read	0x0	Reserved. These bits are reserved for future use and always return zero.
3 - 2	RGMII Link Speed	Read	0x0	RGMII Link Speed: Valid in RGMII mode only. This displays the RGMII speed information as encoded by the PHY to the TEMAC by GMII_RX_DV and GMII_RX_ER during the IFG. The speed of the Ethernet interface is defined by the following values. 10 - 1000 Mb/s 01 - 100 Mb/s 00 - 10 Mb/s 11 - N/A
1	RGMII HD	Read	0	RGMII Half-Duplex Mode: Valid in RGMII mode only. When this bit is 1, the interface operates in half-duplex mode. When this bit is 0, the interface operates in full-duplex mode. This information is encoded by the PHY to the TEMAC by GMII_RX_DV and GMII_RX_ER during the IFG. Only full-duplex is supported so this bit should always be set to 0. 0 - full-duplex 1 - half-duplex
0	RGMII Link	Read	0	RGMII Link: Valid in RGMII mode only. When this bit is 1, the link is up. When this bit is 0, the link is down. This information is encoded by the PHY to the TEMAC by GMII_RX_DV and GMII_RX_ER during the IFG. 0 - link is down 1 - link is up

Identification (ID) Register - Offset 0x000004F8

The Identification Register is shown in Figure 26. The Hard and Soft TEMAC return different values.



DS759_26

Figure 26: Identification Register (offset 0x000004F8)

Table 33 shows the Identification Register bit definitions for the Hard TEMAC. Table 34 shows the Identification Register bit definitions for the Soft TEMAC.

Table 33: Hard TEMAC - Receive Max Frame Configuration Register Bit Definitions


Bit(s)	Name	Core Access	Reset Value	Description
31 - 24	Major Revision	Read	0x02	Major Revision. These bits indicate the major revision of the Hard TEMAC.
23 - 16	Minor Revision	Read	0x01	Minor Revision. These bits indicate the minor revision of the Hard TEMAC.
15 - 8	Reserved	Read	0x00	Reserved. These bits are reserved for future use and always return zero.
7 - 0	Patch Level	Read	0x01	Patch Level. These bits indicate if a patch has been implemented. 0x00 = No Patch 0x01 = Rev 1 0x02 = Rev 2 ... 0xFF = Rev 255

Table 34: Soft TEMAC - Receive Max Frame Configuration Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 24	Major Revision	Read	0x05	Major Revision. These bits indicate the major revision of the Soft TEMAC.
23 - 16	Minor Revision	Read	0x01	Minor Revision. These bits indicate the minor revision of the Soft TEMAC.
15 - 8	Reserved	Read	0xFF	Reserved. These bits are reserved for future use and always return 0xFF.
7 - 0	Patch Level	Read	0x00	Patch Level. These bits indicate if a patch has been implemented. 0x00 = No Patch 0x01 = Rev 1 0x02 = Rev 2 ... 0xFF = Rev 255

Ability (AR) Register - Offset 0x000004FC

The Ability Register is shown in Figure 27.



DS759_27

Figure 27: Ability Register (offset 0x000004FC)

Table 35 shows the Ability Register bit definitions.

Table 35: Ability Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 11	Reserved	Read	0	Reserved. These bits are reserved for future definition.
10	Address Filters Available	Read	0x1	Address Filters Available.
9	Reserved	Read	0x1 ⁽¹⁾	Half Duplex Capable.
8	Statistics Counters Available	Read	0x1 ⁽²⁾	Statistics Counters Available.
7-3	Reserved	Read	0	Reserved. These bits are reserved for future definition.
2	1000 Mb/s Capable	Read	0x1 ⁽²⁾	1000 Mb/s Ability
1	100 Mb/s Capable	Read	0x1 ⁽²⁾	100 Mb/s Ability
0	10 Mb/s Capable	Read	0x1 ⁽²⁾	10 Mb/s Ability

Notes:

1. This bit returns '1' for Hard TEMAC, Half Duplex is not supported with AXI Ethernet.
2. Depends of parameter selection at build time.

MII Management (MDIO) Configuration (MC) Register - Offset 0x0000_0500

The MII Management Configuration Register is shown in Figure 28. This register provides control for the TEMAC PHY MII management (MDIO) interface. The MDIO interface supplies a clock to the external device, MDC. This clock is derived from the HostClk input signal using the value in the Clock Divide[5:0]. The frequency of the MDIO clock is given by the following equation:

$$f_{MDC} = \frac{f_{HOSTCLK}}{(1 + \text{Clock Divide}[5:0]) \times 2}$$

To comply with the IEEE 802.3-2002 specification for this interface, the frequency of the MDC should not exceed 2.5 MHz. To prevent MDC from being out of specification, the Clock Divide[5:0] value powers up at 000000. While this value is in the register, it is impossible to enable the MDIO interface. Even if the MDIO interface is enabled by setting bit 6 of this register, the MDIO port is still disabled until a non-zero value has been written into the clock divide field.




Figure 28: MII Management (MDIO) Configuration Register (offset 0x500)

Table 36 shows the MII Management Configuration Register bit definitions.

Table 36: MII Management (MDIO) Configuration (MC) Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31-7	Reserved	Read	0x0	Reserved: These bits are reserved for future use and always return zero.
6	MDIOEN	Read/Write	0	MDIO Enable: When this bit is 1, the MDIO (MII Management) interface is used to access the PHY. 0 - MDIO disabled 1 - MDIO enabled
5 - 0	CLOCK DIVIDE	Read/Write	0x0	Clock Divide: This value is used to derive the MDC (MII Management interface clock) signal. The maximum permitted frequency is 2.5 MHz.

MII Management (MDIO) Control Register (MCR) - Offset 0x0000_0504

The MII Management Control Register is shown in Figure 29. This register can be written at any time but the Ethernet interface only applies the configuration changes during Inter Frame gaps. This register is slightly different for implementations using the soft TEMAC (C_TYPE = 0 or C_TYPE = 1) and Virtex-6 hard TEMAC (C_TYPE = 2).




Figure 29: MII Management (MDIO) Control Register (offset 0x504)

Table 29 shows the MII Management Control Register bit definitions.

Table 37: MII Management (MDIO) Control Register (MCR) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 29	Reserved	Reserved	000	Reserved
28-24	PHYAD	Read/Write	00000	PHY Physical Address: The physical address of the PHY.
23-21	Reserved	Reserved	000	Reserved
20-16	REGAD	Read/Write ⁽¹⁾	00000	PHY Register Address: These bits represent the register to be accessed in a particular PHY, as indicated in the PHYAD field.
15-14	OP	Read/Write	00	Operation Code. These bits determine if a read or write is going to be performed. 01 - Write 10 - Read
13-12	Reserved	Read/Write	00	Reserved
11	Initiate	Read/Write ⁽²⁾	0	Initiate: This bit must be set to 1 to initiate a MDIO transaction. 0 = Do not start an MDIO transaction 1 = Initiate an MDIO transaction
10-8	Reserved	Read/Write	000	Reserved
7	RDY	Read	1	Ready: This bit indicates if the MII Management interface is ready to accept a new transaction. 0 = Cannot accept a new transaction 1 = Ready to accept a new transaction
6-0	Reserved	Reserved	0000000	Reserved

Notes:

1. The first 16 registers (0-15) are defined by IEEE Std 802.3-2005. The remaining 16 registers (16-31) are reserved for PHY vendors' own register definition.
2. This bit clears upon a write.

MII Management (MDIO) Write Data (MWD) Register - Offset 0x0000_0508

The MII Management Write Data Register is shown in Figure 30. This register is a temporary storage location for data to be written to a PHY register (internal or external) through the MDIO interface. A MDIO write is initiated by writing to the MII Management Control Register with the physical PHY address (PHYAD), the PHY's register to be accessed (REGAD), the access type, and setting the Initiate bit after providing the data to this register.

This register is only used for writing to PHY registers. When reading from PHY registers, the data is stored in the MII Management Read Data Register. For more information on using the MDIO interface for accessing PHY registers, see Using the Address Filters, page 56.



Figure 30: MII Management (MDIO) Write Data Register (offset 0x508)

Table 38 shows the MII Management Write Data Register bit definitions.

Table 38: MII Management (MDIO) Write Data (MWD) Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 16	Reserved	Read	0x0	Reserved: These bits are reserved for future use and always return zero.
15 - 0	Write Data	Read/Write	0x0	MII Management Write Data: This field temporarily holds data to be written to a PHY register.

MII Management (MDIO) Read Data (MRD) Register - Offset 0x0000_050C

The MII Management Read Data Register is shown in Figure 31. This register is a temporary storage location for data to be read from a PHY register (internal or external) through the MDIO interface. A MDIO read is initiated by writing to the MII Management Control Register with the physical PHY address (PHYAD), the PHY's register to be accessed (REGAD), the access type, and setting the Initiate bit. This register is only used for temporarily storing the data read from the PHY registers. For more information on using the MDIO interface for accessing PHY registers, see Using the Address Filters, page 56.




Figure 31: MII Management (MDIO) Read Data Register (offset 0x50C)

Table 29 shows the MDIO Ethernet MAC Mode Configuration Register bit definitions.

Table 39: MII Management (MDIO) Read Data (MRD) Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 16	Reserved	Read/Write	0x0	Reserved: These bits are reserved for future use and always return zero.
15 - 0	Read Data	Read/Write	0x0	MII Management Read Data: This field temporarily holds data to be read from a PHY register.

MDIO Interrupt Status (MIS) Register - Offset 0x00000600

The MDIO Interrupt Status register is shown in Figure 32.




Figure 32: MDIO Interrupt Status Register - Offset 0x00000600

Table 40 shows the MDIO Interrupt Status Register bit definitions.

Table 40: MDIO Interrupt Status Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 1	Reserved	Read	0	Reserved
0	MIIM_RDY	Read/Write	0	MII Management Interrupt Status: This bit is set by either the MIIM interface or by writing a '1' to it. In either case, it indicates an interrupt is pending. The interrupt is cleared by writing a '0' to this bit. 0 - no interrupt pending/clear interrupt 1 - interrupt pending/set interrupt

MDIO Interrupt Pending (MIP) Register - Offset 0x00000620

The MDIO Interrupt Enable Register is shown in Figure 33. See Figure 12 for the structure of the interrupt Register.




Figure 33: MDIO Interrupt Pending Register - Offset 0x00000620

Table 41 shows the MDIO Interrupt Pending Register bit definitions.

Table 41: MDIO Interrupt Pending Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 1	Reserved	Read	0	Reserved
0	MIIM_RDY	Read	0	MII Management Interrupt Pending: This bit indicates an interrupt is pending if the corresponding bit in the MIS and MIE are set. 0 - no interrupt pending 1 - interrupt pending

MDIO Interrupt Enable (MIE) Register - Offset 0x0000640

The MDIO Interrupt Enable Register is shown in Figure 34. See Figure 8 for the structure of the interrupt register.




Figure 34: MDIO Interrupt Enable Register - Offset 0x0000640

Table 42 shows the MDIO Interrupt Enable Register bit definitions.

Table 42: MDIO Interrupt Enable Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 1	Reserved	Read	0	Reserved
0	MIIM_RDY	Read/Write	0	MII Management Interrupt Enable: When set, this bit allows an interrupt in the MIS register to generate an interrupt in the MIP register. 0 - Disable interrupt 1 - Enable interrupt

MDIO Interrupt Clear (MIC) Register - Offset 0x0000660

The MDIO Interrupt Clear Register is shown in Figure 35. See Figure 8 for the structure of the interrupt register.




Figure 35: MDIO Interrupt Clear Register - Offset 0x0000660

Table 43 shows the MDIO Interrupt Clear Register bit definitions.

Table 43: MDIO Interrupt Clear Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 1	Reserved	Read	0	Reserved
0	MIIM_RDY	Read/Write	0	MII Management Clear Enable: Writing a '1' to this bit clears the corresponding interrupt in the MIS register. This bit is self clearing. 0 - Do not clear Interrupt 1 - Clear Interrupt

TEMAC Unicast Address Word 0 (UAW0) Register - Offset 0x00000700

The TEMAC Unicast Address Word 0 Register is shown in Figure 36.

The Unicast Addresses Register combine to provide a 48 bit ethernet station address. Word 0 provides the low order 32 bits of the address while word 1 provides the high order 16 bits.




Figure 36: TEMAC Unicast Address Word 0 Register (offset 0x00000700)

Table 44 shows the TEMAC Unicast Address Word 0 Register bit definitions.

Table 44: TEMAC Unicast Address Word 0 Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 0	UnicastAddr	Read/Write	0xFFFFFFFF	Unicast Address (31:0): This address is used to match against the destination address of any received frames. The address is ordered so the first byte transmitted/received is the lowest positioned byte in the register; for example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in UnicastAddr(47:0) as 0xFFEEDDCCBBAA.

TEMAC Unicast Address Word 1 (UAW1) Register - Offset 0x00000704

The TEMAC Unicast Address Word 1 Register is shown in Figure 37.

The Unicast Addresses Register combine to provide a 48 bit ethernet station address. Word 0 provides the low order 32 bits of the address while word 1 provides the high order 16 bits.




Figure 37: TEMAC Unicast Address Word 1 Register (offset 0x00000704)

Table 45 shows the TEMAC Unicast Address Word 1 Register bit definitions.

Table 45: TEMAC Unicast Address Word 1 Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 16	Reserved	Read	0x0	Reserved: These bits are reserved for future use and always return zero.
15 - 0	UnicastAddr	Read/Write	0x0000FFFF	Unicast Address (47:32): This address is used to match against the destination address of any received frames. The address is ordered so the first byte transmitted/received is the lowest positioned byte in the register; for example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in UnicastAddr(47:0) as 0xFFEEDDCCBBAA.

Filter Mask Index (FMI) Register - Offset 0x00000708

The TEMAC Address Filter Mode Register is shown in Figure 38.




Figure 38: Filter Mask Index Register (offset 0x00000708)

Table 46 shows the TEMAC Address Filter Mask Register bit definitions.

Table 46: Filter Mask Index Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31	PM ⁽¹⁾	Read/Write	1	Promiscuous Receive Address Mode Enable: When this bit is 1, the receive address filtering is disabled and all destination addresses are accepted. 0 - address filtering enabled 1 - address filtering disabled (all addresses accepted)
30 - 8	Reserved	Read	0x0	Reserved: These bits are reserved for future definition and always return zero.
7 - 0	FM_IND	Read/Write	0x00	Filter Mask Index: Provides the address index for the filter table. When set, it does not need to be changed until another address filter entry needs accessed. 0x00 = Filter 0 0x01 = Filter 1 0x02 = Filter 2 0x03 = Filter 3

Notes:

- Extended Multicast Filtering requires that the promiscuous mode be enabled/ address filtering is disabled.

Address Filter (AF0) Register 0 (31:0)- Offset 0x00000710

This register can be used to filter any address type, not just multicast addresses. Before accessing this register, set the Filter Mask Index (FM_IND) to the appropriate setting. See [Using the Address Filters, page 56](#) for more information.



Figure 39: Address Filter Register 0

Table 46 shows the Address Filter Register bit definitions.

Table 47: Address Filter Register 0 Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 0	Address Filter (31:0)	Read/Write	0xFFFFFFFF	Address Filter (31:0): This address is used to match against the destination address of any received frames. The address is ordered so the first byte transmitted/received is the lowest positioned byte in the register; for example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in Addr(47:0) as 0xFFEEDDCBBAA.

Address Filter (AF1) Register 1 (47:32) - Offset 0x00000714

This register can be used to filter any address type, not just multicast addresses. Before accessing this register, set the Filter Mask Index (FM_IND) to the appropriate setting. See [Using the Address Filters, page 56](#) for more information.




Figure 40: Address Filter Register 1

Table 46 shows the Address Filter Register bit definitions.

Table 48: Address Filter 1 Register Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 16	Reserved	Read	0x0000	Reserved: These bits are reserved for future definition and always return zero.
15 - 0	Address Filter (47:32)	Read/Write	0xFFFF	Address Filter(47:32): This address is used to match against the destination address of any received frames. The address is ordered so the first byte transmitted/received is the lowest positioned byte in the register; for example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in Addr(47:0) as 0xFFEEDDCCBBAA.

To update an address filter, first select the address filter to be accessed (bottom bits of the Filter Mask Index Register (the MSB of this register provides the Promiscuous mode control), then access the associated register.

Transmit VLAN Data Table - Offset 0x0000_4000-0x0000_7FFF

This table is used for data to support transmit VLAN tagging, VLAN stripping, and VLAN translation. The table is always 4K entries deep but the width depends on how many of the VLAN functions are included at build time. VLAN translation requires 12 bits at each location while VLAN stripping and VLAN tagging require 1 bit each at each location. When all transmit VLAN functions are included, the table is 14 bits wide. If VLAN functions are not included, the bits for those functions are not present and writes to those bits have no effect while reads return zero.

The table can be either 1-bit, 2-bits, 12-bits, 13-bits, or 14-bits wide depending on which features are present. The table must be initialized by software through the AXI4-Lite and is addressed on 32-bit word boundaries. The transmit VLAN Table entry with all VLAN functions present is shown in [Figure 41](#) while [Figure 42](#) shows the transmit VLAN Table entry with only the translation field. The bit locations for the functions do not change even when some functions are not used in the build. See [Extended VLAN Support, page 85](#) for more details.




Figure 41: Transmit VLAN Table Entry with all Fields (offset 0x0000_4000-0x0000_7FFF)




Figure 42: Transmit VLAN Table Entry with One Field (offset 0x0000_4000-0x0000_7FFF)

Receive VLAN Data Table - Offset 0x0000_8000-0x0000_BFFF

This table is used for data to support receive VLAN tagging, VLAN stripping, and VLAN translation. The table is always 4K entries deep but the width depends on how many of the VLAN functions are included at build time. VLAN translation requires 12 bits at each location while VLAN stripping and VLAN tagging require 1 bit each at each location. When all receive VLAN functions are included, the table is 14 bits wide. If VLAN functions are not included, the bits for those functions are not present and writes to those bits have no effect while reads return zero. The table can be either 1-bit, 2-bits, 12-bits, 13-bits, or 14-bits wide depending on which features are present. The table must be initialized by software through the AXI4-Lite interface and is addressed on 32-bit word boundaries.

The receive VLAN Table entry with all VLAN functions present is shown in Figure 43 while Figure 44 shows the receive VLAN Table entry with only the translation field. The bit locations for the functions do not change even when some functions are not used in the build. See [Extended VLAN Support, page 85](#) for more details.




Figure 43: Receive VLAN Table Entry with all Fields (offset 0x0000_8000-0x0000_BFFF)




Figure 44: Receive VLAN Table Entry with One Field (offset 0x0000_8000-0x0000_BFFF)

AVB Addressing

Receive PTP Packet Buffer - Offset 0x00010000 - 0x00010FFF

The Receive PTP Packet Buffer is 4 kb. See the version of the Tri-Mode Ethernet MAC core listed in the change log for more information.

Transmit PTP Packet Buffer - Offset 0x00011000 - 0x000117FF

The Transmit PTP Packet Buffer is divided into eight identical buffer sections with each section containing 256 bytes. See the version of the Tri-Mode Ethernet MAC core listed in the change log for more information.

AVB Tx/Rx Configuration - Offset 0x00012000 - 0x0001201B

See the version of the Tri-Mode Ethernet MAC core listed in the change log for more information.

AVB RTC Configuration - Offset 0x00012800 - 0x000128FF

See the version of the Tri-Mode Ethernet MAC core listed in the change log for more information.

Multicast Address Table - Offset 0x0002_0000-0x0003_FFFF

The Multicast Address Table entry is shown in Figure 46. The multicast address table is only present when extended multicast address filtering is selected at build-time ($C_MCAST_EXTEND = 1$). The purpose of the table is to allow the AXI Ethernet to support reception of frames addressed to many multicast addresses while providing some of the filtering in hardware to off load some of the overhead required for filtering in software.

While a MAC multicast address is defined as any 48 bit MAC address that has bit 0 (LSB) set to 1 (for example 01:00:00:00:00:00), in most cases the MAC multicast address is created from a IP multicast address as shown in Figure 45.




Figure 45: Mapping IP Multicast Addresses to MAC Multicast Addresses

When a multicast address frame is received while this extended multicast filtering is enabled, the AXI Ethernet first verifies that the first 24 bits are 01:00:5E and then uses the upper 15 bits of the unique 23 bit MAC multicast address to index this memory. If the associated memory location contains a 1 then the frame is accepted and passed up to software for a comparison on the full 23-bit address. If the memory location is a 0 or the upper 24 bits are not 01:00:5E then the frame is not accepted and it is dropped.

The memory is 1-bit wide but is addressed on 32-bit word boundaries. The memory is 32K deep. This table must be initialized by software through the AXI4-Lite interface

When using the extended multicast address filtering, the TEMAC must be set to promiscuous mode so that all frames are available for filtering. When doing this the TEMAC no longer checks for a unicast address match. Additional registers (UAWL and UAWU) are available to provide unicast address filtering while in this mode.

For builds that have the extended multicast address filtering enabled, promiscuous mode can be achieved by making sure that the TEMAC is in promiscuous mode and by clearing the EMultiFiltrEnbl bit (bit 19) in the Reset and Address Filter register (RAF). See [Extended Multicast Address Filtering Mode, page 80](#).




Figure 46: Multicast Address Table Entry (offset 0x0002_0000-0x0003_FFFF)

Table 49 shows the Multicast Address Table bit definitions.

Table 49: Multicast Address Table Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
31 - 1	Reserved	Read	0x0	Reserved: These bits are reserved for future use and always return zero.
0	McastAdrEnbl	Read/Write	0	Multicast Address Enable: This bit indicates that the received multicast frame with this upper 15 bits of the unique 23-bit MAC multicast address field should be accepted or rejected. 0 - Drop this frame 1 - Accept this frame

Using the Address Filters

There are 4, 4-bit (6 byte) registers, that can be used for address filtering. The address filters can be accessed by first setting the Filter Mask Index in the Filter Mask Index Register. While the Filter Mask Index is set, the Address Filter Register can be set accessed (Figure 47).




Figure 47: Address Filter Access

Using the MII Management to Access Internal or External PHY Registers

The MII Management interface is used to access PHY registers either in devices external to the FPGA or, in the case of SGMII or 1000BASE-X PHYs, PHY registers internal to the Hard TEMAC silicon component as described in

[Internal 1000BASE-X PCS/PMA Management Registers, page 100](#) and [Soft TEMAC Implementations, page 106](#).

Prior to any MII Management accesses, the MII Management Configuration register must be written with a valid CLOCK_DIVIDE value and the MDIOEN bit must be set.

The value of the PHYAD and REGAD fields in the MII Management Control register determines which PHY registers are accessed. Each PHY, internal or external, should have a unique 5-bit PHY address excluding “00000” which is define as a broadcast PHY address. The MII Management interface is defined in IEEE Std 802.3, Clause 22 as a two-wire interface with a shared bidirectional serial data bus and a clock with a maximum permitted frequency of 2.5 MHz. As a result, MII Management access can take many AXI4-Lite clock cycles to complete.

To write to a PHY register, the data must be written to the MII Management Data Write register. The PHY address (PHYAD) and PHY Register (REGAD) are written to the MII Management Control Register. Setting the Initiate bit in the MII Management Control Register starts the operation. The format of the PHYAD and REGAD in the MII Management Control Register is shown in [Figure 48](#).

To read from a PHY register, the PHY address and register number are written to the MII Management Control Register. Setting the Initiate bit in the MII Management Control Register starts the operation. When the operation completes, the PHY register value is available in the MII Management Read Data Register. To access the internal SGMII or 1000BASE-X registers, the PHYAD should match that set by the parameter C_PHYADDR.




Figure 48: MII Management Write Register Field Mapping

[Table 50](#) provides an example of a PHY register write through the MII Management Interface.

Table 50: Example of a PHY Register Write via the MII Management Interface

Register	Access	Value	Activity
MIIM Write Data Reg	Write	0x0000ABCD	Write the value that is written to the PHY register (0xABCD in this case).
MII Management Control Register	Write	0x01024800	Initiate the write to the MII Management Control register by setting the PHYAD (00001), REGAD(00010), OP (01), and Initiate bit (1).
MII Management Control Register	Read	0x01024880	Poll the MII Management Control register bit 7. When set to 1, the data has been written.

Table 51: Example of a PHY Register Read via the MII Management Interface

Register	Access	Value	Activity
MII Management Control Register	Write	0x01028800	Initiate the write to the MII Management Control register by setting the PHYAD (00001), REGAD(00001), OP (10), and Initiate bit (1).
MII Management Control Register	Read	0x01028880	Poll the MII Management Control register bit 7. When set to 1, the read data is available.
MII Management Read Data Register	Read		Read data provided by PHY register.

After a transfer has been initiated on the MDIO interface, it is also possible to access a non-MDIO register in the memory space normally. The MDIO transfer has completed when the RDY bit in the MII Management Control register is 1. This bit can either be polled, or the interrupt can be monitored.

If the MII Management Control register is rewritten in an attempt to start a new transfer, the data is captured; however, the transfer does not take place until the current transaction completes. If the previous transaction was a read, the read data is valid when the first transaction completes. If the previous transaction was a write, the MII Management Write Data register can be written after the first transaction completes. The MII Management Control register should be checked to ensure all MDIO transactions have been completed before accessing the data or initiating a transfer.

Including or Excluding I/O in the Physical Interfaces

To facilitate the use of the AXI Ethernet, the core includes BUFG, IBUFG, IBUF, OBUF and other FPGA resources to correctly connect the external interface signals to the FPGA I/O. This might prevent being able to make custom connections on these signals which might be required for a Virtex-6 Hard GMII system or all Soft MII/GMII systems. By setting the parameter C_INCLUDE_IO to 0, these resources are not automatically provided. In this case, the user is responsible for making the appropriate connections.

Partial TCP/UDP Checksum Off Load in Hardware

When using TCP or UDP Ethernet protocols, data integrity is maintained by calculating and verifying checksum values over the TCP and UDP frame data. Normally this checksum functionality is handled by the protocol stack software which can be relatively slow and use significant processor power for large frames at high Ethernet data rates. An alternative is to off load some of this transmit checksum generation and receive checksum verification in hardware. This is possible by including checksum off loading in the AXI Ethernet using the C_TXCSUM and C_RXCSUM parameters. Including the checksum off load functions are a trade-off between using more FPGA resources and getting higher Ethernet performance while freeing up processor use for other functions.

When using the TCP/UDP checksum off load function, checksum information is passed between the software and the AXI Ethernet, using the AXI4-Stream Control and AXI4-Stream Status interfaces. [Table 52](#), [Table 54](#), [Figure 58](#), [Table 56](#), [Table 57](#), [Table 58](#), [Table 59](#), [Table 60](#), [Table 61](#), and [Figure 60](#) show the checksum off load fields.

The use of the TCP/UPD checksum off load function requires that the core is connected to the AXI Ethernet through the AXI4-Stream Control and AXI4-Stream Data interfaces. See [Mapping Xilinx AXI DMA Buffer Descriptor Fields to AXI4-Stream Fields](#) for more information.

TX_CSBEIN is the beginning offset and points to the first byte that needs to be included in the checksum calculation. The first byte is indicated by a value of zero. The beginning position must be 16-bit aligned. With TCP and UDP, set this value to skip over the Ethernet frame header as well as the IP datagram header. This allows the checksum calculation to start in the correct place of the TCP or UDP segment. Operating systems might provide

functions to calculate this value as it is normally based on the variable IP datagram header size. In all cases, the TX_CSBEGIN value must be 14 or larger to be valid.

TX_CSINSERT is the offset which points to the location where the checksum value should be written into the TCP or UDP segment header. This value must be 16-bit aligned and cannot be in the first 8 bytes of the frame. Again, operating systems might provide functions to calculate this value as it is normally variable based on the variable IP datagram header size.

TX_CSCNTRL is a 16-bit field however only the least significant bit is defined. This bit controls the insertion of the checksum into the frame data. If set to a 1, the checksum value is written into the transmit frame; otherwise, the frame is not modified.

TX_CSINIT is a 16-bit seed that can be used to insert the TCP or UDP pseudo header into the checksum calculation. In many cases the protocol stack calculates the pseudo header checksum value and places it in the header checksum field of the transmit frame. In those cases this field should be zeroed. If the protocol stack does not provide the pseudo header checksum in the header checksum field location of the transmit frame, then that field should be zeroed and the pseudo header checksum value must be calculated and placed in the TX_CSINIT field of the buffer descriptor.

In order for the transmit checksum to be calculated correctly, the transmit Ethernet FCS must not be provided as part of the transmit data and the transmit FCS calculation and insertion must be enabled in the AXI Ethernet.

There is a special case for checksums of UDP datagrams. From the UDP RFC 768:

If the computed checksum is zero, it is transmitted as all ones (the equivalent in one's complement arithmetic). An all zero transmitted checksum value means that the transmitter generated no checksum (for debugging or for higher level protocols that do not care).

If the frame encapsulates a UDP datagram, and if the resulting checksum is zero, then a value of all ones is used. This case does not exist for TCP because a checksum of zero is legal; HOWEVER, the partial checksum logic does not have any way of knowing if the datagram is TCP or UDP. For both cases, if the computed checksum is zero, then a value of all ones is used instead. If a TCP datagram's computed checksum is zero, this can result in the packet being dropped by the receiver.

RX_CSRAW is the raw receive checksum calculated over the entire Ethernet payload. It is calculated starting at byte 14 of the Ethernet frame with the count starting at zero, not one (the byte following the Type/Length field) and continues until the end of the Ethernet frame. If the receive Ethernet FCS stripping is not enabled in the AXI Ethernet, the FCS is also included in the checksum. The application is required to calculate the checksum of the fields which should not have been included to subtract them from the RAW checksum value. In most cases, the protocol software which allows receive checksum off loading requires a pass or fail indication. The application has to compare the adjusted raw checksum value with the checksum field of the TCP or UDP header and provide the pass or fail indication.

Full TCP/UDP Checksum Off Load in Hardware

When using TCP or UDP Ethernet protocols, data integrity is maintained by calculating and verifying checksum values over the TCP and UDP frame data. Normally this checksum functionality is handled by the protocol stack software which can be relatively slow and use significant processor utilization for large frames at high Ethernet data rates.

An alternative is to off load the transmit checksum generation and receive checksum verification in hardware. This is possible by including full checksum off loading in the AXI Ethernet using parameters. Including the full checksum off load functions are a trade-off between using more FPGA resources and getting higher Ethernet performance while freeing up processor use for other functions.

Full checksum offloading is supported for Ethernet II and Sub-Network Access Protocol (SNAP) frame formats. The frame formats must use the IPv4 Internet protocol and transport data through TCP or UDP. Each frame format can support a single 32-bit VLAN tag (the TPID must equal 0x8100). Example diagrams of these frame formats are shown in Figures 49 to 56. In these figures, the conditions shown in red are used by the hardware to determine if the TCP/UDP checksum and/or the IPv4 Header checksum is calculated.

It is possible for the IPv4 Header checksum to be calculated even though the TCP/UDP checksum is not calculated. This can occur if the frame is Ethernet II or SNAP with an IPv4 Header that is 5 words in length, the IP flags are set to 0, and the fragment offset is set to zero (the protocol field can be set to something other than TCP or UDP). However, for the TCP or UDP checksum to be calculated, the IPv4 Header checksum must be calculated with the protocol field set to 0x6 for TCP or 0x11 for UDP. Figure 49 shows an Ethernet II frame with IPv4 and TCP. The following conditions must be met for the IPv4 Header checksum and TCP checksum to be calculated:

- Type = 0x0800
- Version = 0x4
- Header Length = 0x5
- IP Flag MF = 0b0
- Fragment Offset = 0b0000000000000
- Protocol = 0x06

If Protocol \neq 0x06, but the rest of the conditions are met, only the IPv4 Header checksum is calculated.




Figure 49: Ethernet II Frame with IPv4 and TCP

Figure 50 shows a VLAN Ethernet II frame with IPv4 and TCP. The following conditions must be met for the IPv4 Header checksum and TCP checksum to be calculated:

- VLAN TPID = 0x8100
- Type = 0x0800
- Version = 0x4
- Header Length = 0x5
- IP Flag MF = 0b0
- Fragment Offset = 0b0000000000000
- Protocol = 0x06

If Protocol \neq 0x06, but the rest of the conditions are met, only the IPv4 Header checksum is calculated.




Figure 50: VLAN Ethernet II Frame with IPv4 and TCP

Figure 51 shows an Ethernet II frame with IPv4 and UDP. The following conditions must be met for the IPv4 Header checksum and UDP checksum to be calculated:

- Version - 0x4
- Header Length = 0x5
- IP Flag MF = 0b0
- Fragment Offset = 0b00000000000000
- Protocol = 0x11

If Protocol \neq 0x11, but the rest of the conditions are met, only the IPv4 Header checksum is calculated.




Figure 51: Ethernet II Frame with IPv4 and UDP

Figure 52 shows a VLAN Ethernet II frame with IPv4 and UDP. The following conditions must be met for the IPv4 Header checksum and UDP checksum to be calculated:

- VLAN TPID = 0x8100
- Version = 0x4
- Header Length = 0x5
- IP Flag MF = 0b0
- Fragment Offset = 0b00000000000000
- Protocol = 0x11

If Protocol \neq 0x11, but the rest of the conditions are met, only the IPv4 Header checksum is calculated.




Figure 53 shows a SNAP frame with IPv4 and TCP. The following conditions must be met for the IPv4 Header checksum and TCP checksum to be calculated:

- Length <= 0x0600
- DSAP = 0xAA
- SSAP = 0xAA
- Control = 0x03
- OIU - 0x000000
- Type = 0x0800
- Version - 0x4
- Header Length = 0x5
- IP Flag MF = 0b0
- Fragment Offset = 0b00000000000000
- Protocol = 0x06

If Protocol /= 0x06, but the rest of the conditions are met, only the IPv4 Header checksum is calculated.




Figure 53: SNAP Frame with IPv4 and TCP

Figure 54 shows a VLAN SNAP frame with IPv4 and TCP. The following conditions must be met for the IPv4 Header checksum and TCP checksum to be calculated:

- VLAN TPID = 0x8100
- Length <= 0x0600
- DSAP = 0xAA
- SSAP = 0xAA
- Control = 0x03
- OIU - 0x000000
- Type = 0x0800
- Version - 0x4
- Header Length = 0x5
- IP Flag MF = 0b0
- Fragment Offset = 0b00000000000000
- Protocol = 0x06

If Protocol /= 0x06, but the rest of the conditions are met, only the IPv4 Header checksum is calculated.




Figure 54: VLAN SNAP Frame with IPv4 and TCP

Figure 55 shows a SNAP frame with IPv4 and UDP. The following conditions must be met for the IPv4 Header checksum and UDP checksum to be calculated:

- Length <= 0x0600
- DSAP = 0xAA
- SSAP = 0xAA
- Control = 0x03
- OIU - 0x000000
- Type = 0x0800
- Version - 0x4
- Header Length = 0x5
- IP Flag MF =0b0
- Fragment Offset =0b00000000000000
- Protocol = 0x11

If Protocol /= 0x11, but the rest of the conditions are met, only the IPv4 Header checksum is calculated.




Figure 55: SNAP Frame with IPv4 and UDP

DS759_55

Figure 56 shows a VLAN SNAP frame with IPv4 and UDP. The following conditions must be met for the IPv4 Header checksum and UDP checksum to be calculated:

- VLAN TPID = 0x8100
- Length <= 0x0600
- DSAP = 0xAA
- SSAP = 0xAA
- Control = 0x03
- OIU - 0x000000
- Type = 0x0800
- Version - 0x4
- Header Length = 0x5
- IP Flag MF = 0b0
- Fragment Offset = 0b00000000000000
- Protocol = 0x11

If Protocol /= 0x11, but the rest of the conditions are met, only the IPv4 Header checksum is calculated.




Figure 56: VLAN SNAP Frame with IPv4 and UDP

Received Ethernet II Packet Length Reporting

If an Ethernet II frame with protocol information is less than 60 bytes, the transmitter pads the frame with zeroes until it is 60 bytes. Because the Ethernet II frame populates the Type/Length field with Type information (0x0800), instead of a Length information, the AXI Ethernet receive logic is incapable of stripping off any padded bytes. As a result, the receiver reports the length of all transmitter padded packets to be 60 bytes in length.

AXI4-Stream Interface

The Ethernet frame data to be transmitted and the frame data that is received passes between the AXI Ethernet and the rest of the embedded system through AXI4-Stream interfaces. In many cases the other end of the AXI4-Stream interfaces are connected to a soft IP DMA controller implemented in FPGA logic. However, any custom logic can be used to connect to the AXI4-Stream interface as long as it meets the requirements of the AXI Ethernet AXI4-Stream interface.

The AXI4-Stream interface is a high-performance, synchronous, point-to-point connection which, in its general use case, is described in its specification listed in the [Reference Documents, page 122](#). This section describes the specific 32-bit implementation used by the AXI Ethernet core to transfer transmit and receive Ethernet frame data with the rest of the embedded system. The AXI4-Stream model used is called *Packetized* and *Aligned Strobe* which is defined in the subsequent sections.

Packetized

Data is transferred in packets rather than as a continuous stream. The signals *_TLAST are used to indicate the last 32-bit word of a packet being transferred.

Aligned Strobe

A write strobe is used for each byte (*_TKEEP(3:0)) in the data bus (4 write strobes in our case). Null strobes are not allowed at the beginning, in the middle of a transfer, or at the end of a transfer. This means that the first word transferred and every additional word up until the last must contain a valid 32-bit value. The last word might be sparse which means it might contain 4, 3, 2, or 1 valid byte(s) aligned to the right and the write strobes are used to indicate which bytes are valid. *_TLAST is used to indicate the last data of a frame. In some cases the write strobe signals can be tied to the active state (1) (see [Transmit AXI4-Stream Interface](#)).

Throttling

The driver of the AXI4-Stream uses the *_TVALID to throttle during a transfer. By taking *_TVALID inactive the current transfer is held until it is active again. The receiver of the AXI4-Stream uses the *_TREADY signal to throttle during a transfer. By taking *_TREADY inactive the current transfer is held until it is active again.

Dual Channel AXI4-Stream

The transmit AXI4-Stream interface uses two AXI4-Stream buses. The AXI4-Stream Data Bus is used for frame data only while the AXI4-Stream Control Bus contains control information. Similarly, the receive AXI4-Stream interface uses two AXI4-Stream buses. The AXI4-Stream Data Bus is used for frame data only, and the AXI4-Stream Status Bus provides status information. The control/status and data buses must have the same clock source but there is no synchronization between the two buses with regards to frame to frame data.

The transmit AXI4-Stream control bus can be configured to use one of two format types: Normal Transmit or Receive Status Transmit. This configuration is controlled by the first nibble (4-bits aligned left) of the first word transferred on the transmit control bus and the receive status bus. A value of 0xA identifies the transfer as a Normal Transmit control packet. A value of 0x5 identifies the transfer as a Receive Status packet. All other values are currently undefined and are ignored. These transfer types are defined in [Normal Transmit AXI4-Stream Transfer - Flag=0xA](#) and [Receive Status Transmit AXI4-Stream Transfer - Flag=0x5](#). The receive AXI4-Stream interface only supports one format type.

Functional Description

The AXI4-Stream interface transfers data in one direction only. The Ethernet transmit interface uses an AXI4-Stream Data interface and an AXI4-Stream Control interface. The Ethernet receive interface uses an AXI4-Stream Data interface and an AXI4-Stream Status interface. The AXI4-Stream interfaces used in this implementation are 32-bits wide, have side-band control signals, and typically operate with a clock between 100 and 125 MHz. Data is transferred across the AXI4-Stream Data interfaces. Additional control information is transferred across the transmit AXI4-Stream Control interface and additional status information is transferred across the receive AXI4-Stream Status interface.

For the transmit datapath the *Source* is the embedded system, typically a DMA controller, and the *Destination* is the AXI Ethernet. For the receive datapath the *Source* is the AXI Ethernet and the *Destination* is the embedded system, typically a DMA controller.

Control signals are used to mark the start and end of data across the AXI4-Stream interfaces as well as to signal the readiness of the Source and Destination and to indicate which bytes in the 32-bit path contain valid data. The destination uses the *_TREADY signal to indicate it is able to receive data, while the source uses *_TVALID to indicate when valid data is on the bus and the *_TLAST signal to indicate the last 8, 16, 24, or 32 bits of data.

Transmit AXI4-Stream Interface

The transmit control block must maintain coherence between the data and control buses. Because data frames can vary from 1 byte to over 9 kb in length and the control information for each frame is a constant, six 32-bit words, care must be taken under conditions where the buffer for the frame data or control data fills up to prevent an out of sequence condition to occur. To maintain coherency, the AXI4-Stream data ready signal is held **not ready** until a AXI4-Stream control stream has been received. After this has occurred, the AXI4-Stream data ready signal is driven **ready** (as long as there is buffer space available) and the AXI4-Stream control ready signal is held **not ready** until the data stream transfer is complete (Figure 57 and Figure 59). The write strobe signals for the control and status buses are always in the active state (0xF). Also, the right-most write strobe signal for the data bus is always in the active state (0x1, 0x3, 0x7, or 0xF). These signals can be tied off rather than routing signals from the AXI4-Stream source to the destination. The AXI Ethernet core provides these ports to be compliant with the standard; however, there is not any logic based on these inputs which is considered constants. The transmit interface can encounter two AXI4-Stream transfer types: Normal Transmit or Receive Status Transmit.

Normal Transmit AXI4-Stream Transfer - Flag=0xA

The Normal Transmit transfer is used to connect AXI Ethernet to an external core. Figure 57 illustrates the waveforms when connected to a core such as AXI_DMA or AXI_FIFO_MM_S. AXI_DMA supports advanced features such as partial CSUM off loading of extended VLAN features; however, AXI_FIFO_MM_S does not support any of the advanced features.





Figure 57: Normal Transmit AXI4-Stream Waveform

Normal Transmit AXI4-Stream Control Words

The Normal Transmit AXI4-Stream Control frame always contains six 32-bit control words (words 0 to 5). Of these words, only control words 0, 1, 2, and 3 are used by the AXI Ethernet. Figure 58, Table 52, Table 54, and Table 55 show the definitions of these words.

If the transmit AXI4-Stream control word bits 1:0 are 00 (TX_CSCNTRL is disabled) or if the parameter C_TXCSUM is 0 (the transmit checksum off load function is not included in build), then none of the transmit AXI4-Stream control words are used and no transmit checksum off load takes place. If the parameter C_TXCSUM is 1, then transmit partial checksum off load can be controlled on a frame by frame basis by setting or clearing the transmit AXI4-Stream control word 1 bits 1:0 to 01 (TX_CSCNTRL). If the parameter C_TXCSUM is 2, then transmit full checksum off load can be controlled on a frame by frame basis by setting or clearing the transmit AXI4-Stream control word 1 bits 1:0 to 10 (TX_CSCNTRL). For more details about how the transmit AXI4-Stream control words are used for transmit checksum off load, see Partial TCP/UDP Checksum Off Load in Hardware, page 58.

The transmit AXI4-Stream Data strobes are used to indicate how many bytes in the last 32-bit word of the payload are valid data. A 1 is used to indicate valid bytes. For example, AXI_STR_TXD_STRB(3:0) = “0001” would indicate that only the first byte of the last word of the payload [AXI_STR_TXD(7:0)] is valid and the remaining three bytes are unused. AXI_STR_TXD_STRB(3:0) = “0011” would indicate that the first two bytes of the last word of the payload [Axi_Str_TxD(15:0)] are valid and the remaining two bytes are unused. See Figure 58 for the Transmit AXI4-Stream Control Word definition.



Transmit AXI4-Stream Control Words

DS759_58

Figure 58: Transmit AXI4-Stream Control Words

Table 52: Transmit AXI4-Stream Control Word 0 - TAG

Bit(s)	Name	Description
31-28	Flag	1010 = Normal Transmit Frame 0101 = Receive Status Transmit Frame All other selections are reserved.
27-0	Reserved	Reserved for future use

Table 53: Transmit AXI4-Stream Control Word 1- APP0

Bit(s)	Name	Description
31-2	Reserved	Reserved for future use
1-0	TxCsumCntrl	Transmit Checksum Enable: 00 = No transmit checksum offloading should be performed on this frame 01 = Partial transmit checksum offloading should be performed on this frame based upon other data provided in the control words. For the partial checksum to be performed, C_TXCSUM must be set to 1. 10 = Full transmit IP and TCP/UDP checksum offloading should be performed on this frame if it meets the requirements. For the full checksum to be performed, C_TXCSUM must be set to 2. 11 = Reserved

Table 54: Transmit AXI4-Stream Control Word 2- APP1

Bit(s)	Name	Description
31-16	TxCsBegin	Transmit Checksum Calculation Starting Point: This value is the offset to the location in the frame to the first byte that needs to be included in the checksum calculation. The first byte is indicated by a value of zero. The beginning position must be 16-bit aligned.
15-0	TxCsInsert	Transmit Checksum Insertion Point: This value is the offset to the location in the frame where the checksum value should be written into the TCP or UDP segment header. The value must be 16-bit aligned and cannot be in the first 8 bytes of the frame. It also should not contain a value that exceeds the length of the frame.

Table 55: Transmit AXI4-Stream Control Word 3- APP2

Bit(s)	Name	Description
31-16	Reserved	Undefined value.
15-0	TxCslnit	Transmit Checksum Calculation Initial Value: This value is a 16-bit seed that can be used to insert the TCP or UDP pseudo header into the checksum calculation. See Partial TCP/UDP Checksum Off Load in Hardware, page 58 for more information on using this field.

Receive Status Transmit AXI4-Stream Transfer - Flag=0x5

The Receive Status transfer is utilized when the receive AXI4-Stream interface is tied directly to the transmit AXI4-Stream interface for the purpose of looping back Ethernet receive data to the Ethernet transmit interface with no external intervention. In that case the status transfer enables the receive data frame to be presented to the TEMAC transmitter and the status content is ignored. No advanced checksum off load or VLAN functions is allowed for these operations even if they were included in the core at build time. Note the different identification flag value in [Figure 59](#).




Figure 59: Receive Status Transmit AXI4-Stream Waveform

Receive AXI4-Stream Interface

Unlike the transmit AXI4-Stream Control interface, the receive AXI4-Stream Status interface has only one format type (TAG/FLAG).

The receive interface has been designed to allow throttling on both the AXI4-Stream Status bus and the AXI4-Stream Data bus. After receiving ethernet data, the receive interface transfers the AXI4-Stream Status information before the AXI4-Stream Data information. See [Figure 62](#) for a receive waveform diagram. This diagram shows what signals are required when connected to a core such as AXI_DMA. When connecting to a core such as AXI_FIFO_MM_S, a signal minimization can be made because the receive status bus information is not required. In this case, the external core must actively drive the signals AXI_STR_RXS_ACLK and AXI_STR_RXS_ARESETN, AXI_STR_RXS_TREADY must be tied High, and all of the AXI_STR_RXS* inputs to the external core can be left open.

For the loopback of the receive AXI4-Stream to transmit AXI4-Stream to work, the receive AXI4-Stream Data bus is throttled by the transmit AXI4-Stream Data bus until the receive AXI4-Stream Status has been received by the transmit channel.

Receive AXI4-Stream Status Words

The receive AXI4-Stream Status frame always contain six 32-bit status words (words 0 to 5). Figure 60, Table 56, Table 57, Table 58, Table 59, Table 60, and Table 61 show the definitions of these words. Reserve fields do not have defined values. If the parameter C_RXCSUM is 0, the receive checksum off load function is not included in the build and receive AXI4-Stream Status word 4, bits 15-0 are always zero. If C_RXCSUM is 1, the raw checksum is calculated for every frame received and is placed in the receive AXI4-Stream Status word 4. For more information about using the receive raw checksum value, see Partial TCP/UDP Checksum Off Load in Hardware, page 58.

Receive AXI4-Stream Status word 5, bits 15-0 always contains the number of bytes in length of the frame being sent across the receive AXI4-Stream Status interface.

The AXI_STR_RXD_STRB(3:0) bus is used to indicate how many bytes in the last 32-bit word of the AXI4-Stream Data bus. A 1 is used to indicate valid bytes. For example, AXI_STR_RXD_STRB(3:0) = "0001" would indicate that only the first byte of the last word of the AXI4-Stream Data bus [AXI_STR_RXD_DATA(7:0)] is valid and the remaining three bytes are unused. AXI_STR_RXD_STRB(3:0) = "0011" would indicate that the first two bytes of the last word of the payload [AXI_STR_RXD_DATA(15:0)] are valid and the remaining two bytes are unused.




Figure 60: Receive AXI4-Stream Status Words

Table 56: Receive AXI4-Stream Status Word 0 - TAG

Bits(s)	Name	Description
31-28	Flag	0x5 = Receive Status Frame
27-0	Reserved	Undefined value.

Table 57: Receive AXI4-Stream Status Word 1 - APP0

Bits(s)	Name	Description
31-16	Reserved	Undefined value.
15-0	MCAST_ADR_U	Multicast Address (47:32): These are the upper 16 bits of the multicast destination address of this frame. This value is only valid if the AXI4-Stream Status word 2, bit 0 is a 1. The address is ordered so the first byte received is the lowest positioned byte in the register; for example, MAC address of AA-BB-CC-DD-EE-FF would be stored in UnicastAddr(47:0) as 0xFFEEDDCBBAA. This word would be 0xFFEE.

Table 58: Receive AXI4-Stream Status Word 2- APP1

Bits(s)	Name	Description
31-0	MCAST_ADR_L	Multicast Address (31:0): These are the lower 32 bits of the multicast destination address of this frame. This value is only valid AXI4-Stream Status word 2, bit 0 is a 1. The address is ordered so the first byte received is the lowest positioned byte in the register; for example, MAC address of AA-BB-CC-DD-EE-FF would be stored in UnicastAddr(47:0) as 0xFFEEDDCCBBAA. This word would be 0xDDCCBBAA.

Table 59: Receive AXI4-Stream Status Word 3- APP2

Bit(s)	Name	Description
31	MII_ALIGN_ERR	MII Alignment Error: Used in 10/100 MII mode. Asserted if the previous frame received has an incorrect FCS value and a misalignment occurs when the 4-bit MII data bus is converted to the 8-bit GMII data bus.
30	LEN_FIELD_ERR	Length Field Error: Asserted if the LT field contains a length value that does not match the number of Ethernet MAC data bytes received. Also asserted High if the LT field indicates that the frame contains padding but the number of Ethernet MAC data bytes received is not equal to 64 bytes (minimum frame size). This bit is not defined when LT field error-checks are disabled or when received frames are less than the legal minimum length.
29	BAD_OPCODE	Bad OP Code: Asserted if the previous frame is error free. Contains the special control frame identifier in the LT field, but contains an OPCODE unsupported by the Ethernet MAC (any OPCODE other than PAUSE).
28	PAUSE_FRAME	Pause Frame: Asserted if the previous frame is error-free. Contains the special control frame identifier in the LT field. Contains a destination address matching either the Ethernet MAC control multicast address or the configured source address of the Ethernet MAC. Contains the supported PAUSE OPCODE and is acted upon by the Ethernet MAC.
27	VLAN_FRAME	VLAN Frame: Asserted if the previous frame contains a VLAN identifier in the LT field when receiver VLAN operation is enabled.
26	MAX_LEN_ERR	Maximum Length Error: Asserted if the previous frame exceeded the specified IEEE Std 802.3-2005 maximum legal length. This is only valid if jumbo frames are disabled.
25	CNTRL_FRAME	Control Frame: Asserted if the previous frame contains the special control frame identifier in the LT field.
24 - 11	LENGTH_BYTES	Length Bytes: The length of the previous frame in number of bytes. The count sticks at 16383 for any jumbo frames larger than this value.
10	MULTIC_FRAME	Multicast Frame: Asserted if the previous frame contains a multicast address in the destination address field.
9	BROADC_FRAME	Broadcast Frame: Asserted if the previous frame contained the broadcast address in the destination address field.
8	FCS_ERR	FCS Error: Asserted if the previous frame received has an incorrect FCS value or the Ethernet MAC detects error codes during frame reception.
7	BAD_FRAME	Bad Frame: Asserted if the previous frame received contains errors.
6	GOOD_FRAME	Good Frame: Asserted if the previous frame received is error-free.

Table 59: Receive AXI4-Stream Status Word 3- APP2 (Cont'd)

Bit(s)	Name	Description
5-3	RX_CS_STS	Receive CSUM Status: 000 = Neither the IP header nor the TCP/UDP checksums were checked 001 = The IP header checksum was checked and was correct. The TCP/UDP checksum was not checked 010 = Both the IP header checksum and the TCP checksum were checked and were correct 011 = Both the IP header checksum and the UDP checksum were checked and were correct 100 = Reserved 101 = The IP header checksum was checked and was incorrect. The TCP/UDP checksum was not checked 110 = The IP header checksum was checked and is correct but the TCP checksum was checked and was incorrect 111 = The IP header checksum was checked and is correct but the UDP checksum was checked and was incorrect
2	BCAST_FLAG	Broadcast Frame Flag: This bit, when 1, indicates that the current frame is a Broadcast frame that has passed the hardware address filtering.
1	IP_MCAST_FLAG	IP Multicast Frame Flag: This bit, when 1, indicates that the current frame is a multicast frame that appears to be formed from an IP multicast frame (the first part of the destination address is 01:00:5E) that has passed the hardware multicast address filtering.
0	MAC_MCAST_FLAG	MAC Multicast Frame Flag: This bit, when 1, indicates that the current frame is a MAC multicast frame that has passed the hardware multicast address filtering.

Table 60: Receive AXI4-Stream Status Word 4- APP3

Bit(s)	Name	Description
31-16	T_L_TPID	Type Length VLAN TPID: This is the value of the 13th and 12th bytes of the frame (index starts at zero). If the frame is not VLAN type, this is the type/length field. If the frame is VLAN type, this is the value of the VLAN TPID field prior to any stripping, translation or tagging.
15-0	RX_CSRAW	Receive Raw Checksum: This value is the raw receive checksum calculated over the entire Ethernet frame starting at byte 14 (index starts at zero). If the receive FCS stripping is not enabled, the FCS is included in the checksum and must be removed by the application.

Table 61: Receive AXI4-Stream Status Word 5- APP4

Bit(s)	Name	Description
31-16	VLAN_TAG	VLAN Priority CFI and VID: This is the value of the 15th and 14th bytes of the frame (index starts at zero). If the frame is VLAN type, this is the value of the VLAN priority, CFI, and VID fields prior to any stripping, translation, or tagging. If the frame is not VLAN type, this is the first 2 bytes of the data field.
15-0	RX_BYTECNT	Receive Frame Length (Bytes): This value is the number of bytes in the Ethernet frame which is in the receive AXI4-Stream Data interface.

Mapping Xilinx AXI DMA Buffer Descriptor Fields to AXI4-Stream Fields

The AXI Ethernet requires that certain AXI4-Stream Control/Status words be used to support TCP/IP Checksum Off load. The AXI Ethernet does not have any requirements on how the AXI4-Stream words are created or where the data comes from, only that the correct values are in each field. At the time that this document is written, Xilinx provides a core that can be used to provide the require AXI4-Stream functionality to implement TCP / IP Checksum Off load, the AXI_DMA IP core. See the change log for the version of AXI DMA to use.

The AXI DMA core is designed to operate with many AXI4-Stream cores in addition to the AXI Ethernet so their documents are necessarily general and do not make reference specifically to the data used for TCP/ IP Checksum Off load. This document shows the mapping between the AXI Ethernet AXI4-Stream fields and the AXI DMA Buffer Descriptor fields for the purposes of TCP / IP Checksum Off load.

The information that follows is specific to these two core's implementation at the time that this document is written and that the implementation might change in the future. If the implementation of these two cores does change, this data sheet might not be updated to show the new implementation.

The AXI DMA core uses registers to point to data areas in external memory called Buffer Descriptors. The Buffer Descriptors are five 32-bit words in external memory and contain AXI DMA operation control information, pointers to other areas of external memory which contain data to move which are called Data Buffers, and generic Application Defined words which map to AXI4-Stream Control and AXI4-Stream Status words. Figure 61 shows the mapping between the AXI DMA Buffer Descriptor words in external memory and the fields in the transmit AXI4-Stream case and Figure 62 shows the mapping for the receive AXI4-Stream case. The first word in the AXI_STR_TXC_TDATA data contains the Flag information that is directly set by the AXI DMA core, and the first word in the AXI_STR_RXS_TDATA data contains the Flag information that is set by AXI Ethernet.




Figure 61: Transmit AXI DMA Buffer Descriptor AXI4-Stream Field Mapping

DS759_61




Figure 62: Receive AXI DMA Buffer Descriptor AXI4-Stream Field Mapping

Frame Transmission

Padding

When fewer than 46 bytes of data are supplied to the AXI Ethernet, the transmitter adds padding up to the minimum frame length. However, when the FCS field is being provided as part of the frame by the user, the frame must already be padded if necessary to maintain the minimum frame length.

FCS Pass Through

The AXI Ethernet can calculate and add the FCS field to each transmitted frame or it can pass through an FCS field supplied with the frame data by the user. When a user supplied FCS field is passed through, the user must supply padding as necessary to ensure that the frame meets the minimum frame length requirement. FCS insertion or pass through is controlled by the TC register bit 29 (page 38).

Virtual LAN (VLAN) Frames

When transmitting VLAN frames (if enabled by the TC register bit 27 [page 38](#)) without extended VLAN mode, the user must supply the VLAN type tag 0x8100 as well as the two byte tag control field along with the rest of the frame data. More information about the tag control field is available in the IEEE Std 802.3-2002 specification.

Maximum Frame Length and Jumbo Frames

The maximum length of a frame specified in the IEEE Std 802.3-2002 specification is 1518 bytes for non-VLAN tagged frames. VLAN tagged frames can be extended to 1522 bytes. When jumbo frame handling is disabled (TC register bit 30 [page 38](#)) and the user attempts to transmit a frame that exceeds the maximum legal length, the AXI Ethernet inserts an error code to corrupt the current frame and the frame is truncated to the maximum legal length. When jumbo frame handling is enabled, frames longer than the legal maximum are transmitted error free. Jumbo frames are restricted by the AXI Ethernet design to less than 16 kb.

Frame Reception

Frame Reception with Errors

An unsuccessful frame reception (for example, a fragment frame or a frame with an incorrect FCS) is dropped and not passed to the user. A Receive Reject interrupt is activated (see bit 28 in [Table 14](#)).

FCS Pass Through or Stripping

If the Length/Type field has a length interpretation, the received frame could be padded to meet the minimum frame size specification. If FCS Pass Through is disabled (RCW1 register bit 29 [page 37](#)) and Length/Type field error checking is enabled (RCW1 register bit 25 [page 37](#)), the padding is stripped along with the FCS field and is not passed to the user. If FCS Pass Through is disabled (RCW1 register bit 29 [page 37](#)) and Length/Type field error checking is also disabled, the padding is not stripped and is passed to the user but the FCS field is stripped and is not passed to the user.

If the FCS Pass Through is enabled, any padding is passed to the user along with the FCS field. Even though the FCS is passed up to the user, it is also verified and the frame is dropped if the FCS is incorrect. A Receive Reject interrupt is activated (see bit 28 in [Table 14](#)).

Table 62: Receive Frame FCS Field and Pad Field Stripping or Pass Through

	FCS Pass Through (RCW1 register bit 29 = 1)	FCS Strip (RCW1 register bit 29 = 0)
Length/Type field error check (RCW1 register bit 25 = 0)	FCS and padding (if present) fields passed to user for all accepted frames	FCS and padding (if present) fields stripped and not passed to user for all accepted frames
Length/Type field error ignore (RCW1 register bit 25 = 1)	FCS and padding (if present) fields passed to user for all accepted frames	FCS field stripped and not passed to user but padding (if present) passed to user for all accepted frames

Virtual LAN (VLAN) Frames

Received VLAN tagged frames is passed to the user if VLAN frame reception is enabled (RCW1 register bit 27 [page 37](#)). This is the basic native VLAN support provided by the TEMAC core. For more information about extended VLAN functions, see the following sections.

Maximum Frame Length and Jumbo Frames

The maximum length of a frame specified in the IEEE Std 802.3-2002 specification is 1518 bytes for non-VLAN tagged frames. VLAN tagged frames can be extended to 1522 bytes. When jumbo frame handling is disabled (RCW1 register bit 30 [page 37](#)) and a received frame exceeds the maximum legal length, the frame is dropped and a Receive Reject interrupt is activated (see bit 28 in [Table 14](#)). When jumbo frame handling is enabled, frames longer than the legal maximum are received in the same way as shorter frames. Jumbo frames are restricted by the AXI Ethernet design to less than 16KB.

Length/Type Field Error Checks

Length/Type field error checking is specified in IEEE Std 802.3. This functionality must be enabled (RCW1 register bit 25 [page 37](#)) to comply with this specification. Disabling Length/Type checking is intended only for specific applications, such as when using over a proprietary backplane.

Enabled

When Length/Type error checking is enabled, the following checks are made on all frames received. If either of these checks fails, the frame is dropped and a Receive Reject interrupt is activated (see bit 28 in [Table 14](#)).

- A value greater than or equal to decimal 46 but less than decimal 1536 in the length/type field is checked against the actual data length received.
- A value less than decimal 46 in the length/type field is checked to ensure the data field is padded to exactly 46B. The resultant frame is now the minimum frame size: 64B total in length.

Additionally, if FCS passing is disabled, the length/type field is used to strip the FCS field *and* any padding that might exist. *Neither* is passed to the user.

Disabled

When the length/type error checking is disabled, the length/type error checking is not performed and a frame that has only these errors is accepted. Additionally, if FCS passing is disabled, the length/type field is *not* used to determine padding that might exist and the FCS field *is* stripped but any padding that might exist in the frame *is not* stripped and *is* passed to the user.

Address Filtering

Basic Mode

The receive address filtering function accepts or rejects received frames by examining the destination address field. Part of this function is carried out in the Hard TEMAC silicon component and part is carried out based on the bit settings in the Control Register ([page 18](#)). [Figure 63](#) shows the address filtering flow. The decisions shown in white are made in the Hard TEMAC silicon component while the decisions shown in gray are made based on the Control Register settings. The filtering functions includes:

Hard TEMAC Silicon component functions

- Programmable unicast destination address matching
- Four programmable multicast address matching
- Broadcast address recognition (0xFFFF_FFFF_FFFF)
- Optional pass through mode with address filter disabled (promiscuous mode)
- Pause control frame address recognition (0x0100_00C2_8001)

Control Register enabled functions

- Enable or reject received multicast frames
- Enable or reject received broadcast frames

Receive address filtering eliminates the software overhead required to process frames that are not relevant to a particular Ethernet interface by checking the Destination Address (DA) field of the received frame.

The unicast address and multicast addresses are programmed in software through the AXI4-Lite bus as are the Address Filter enable bit, Multicast Address enable bit, and Broadcast Address enable bit. The pause frame address and broadcast address are predefined and do not need programming. See the footnote in Table 14, page 22 for a more detailed description on the conditions that can cause the receive reject interrupt to be set.




Figure 63: Receive Address Basic Filtering Flow

DS759_63

Extended Multicast Address Filtering Mode

General

Currently the hard TEMAC core provides up to 4 multicast addresses that can be specified for receive address validation (that is, if an incoming multicast frame's receive address matches one of the 4 specified addresses, it is accepted). Some users require the ability to use many more multicast address values to filter receive addresses. While this could be supported with promiscuous mode and software application filtering, some degree of hardware off loading is desired to reduce processor utilization.

Extended multicast filtering is included at build time by setting the C_MCAST_EXTEND parameter to 1. This provides additional logic for address filtering beyond what is built in to the TEMAC core itself. The TEMAC core prevents receiving any multicast frames if they do not match one of the 4 entries in the built-in multicast address table. As a result, the TEMAC core has to be placed in promiscuous address mode to force it to pass all multicast frames through to the extended multicast address filtering logic.

With the core in this mode, it also passes through all unicast address frames. To avoid increasing the processor load for unicast address filtering, additional unicast address filtering has to be added to the extended multicast address filtering logic. The user must make sure that the TEMAC core is in promiscuous receive address mode when using this extended multicast address filtering mode.

Implementation Details

Received multicast frames that meet all other hardware verification requirements receive a first level address filtering in hardware. Frames that pass this initial filtering are passed up to software drivers with information provided by hardware to assist the software drivers in providing the second level/final address filtering. If the frame does not pass hardware filtering, the frame is dropped and no action is required by the software drivers.

While a MAC multicast address is defined as any 48-bit MAC address that has bit 0 (LSB) set to 1 (for example 01:00:00:00:00:00), in most cases the MAC multicast address is created from a IP multicast address as shown in Figure 64. It is these IP multicast addresses that are a subset of MAC multicast addresses that are filtered by the extended multicast address filtering mode.




Figure 64: Mapping IP Multicast Addresses to MAC Multicast Addresses

When a multicast address frame is received while this extended multicast filtering is enabled, the AXI Ethernet first verifies that the first 24 bits are 01:00:5E and then uses the upper 15 bits of the unique 23-bit MAC multicast address to index this memory. If the associated memory location contains a 1 then the frame is accepted and passed up to software for a comparison on the full 23-bit address. If the memory location is a 0 or the upper 24 bits are not 01:00:5E then the frame is not accepted and it is dropped. The memory is 1-bit wide but is addressed on 32-bit word boundaries. The memory is 32K deep. This table must be initialized by software using the AXI4-Lite interface

When using the extended multicast address filtering, the TEMAC must be set to promiscuous mode so that all frames are available for filtering. In this mode the TEMAC no longer checks for a unicast address match. Additional registers are available to provide unicast address filtering while in this mode. [Table 18](#) shows the Receive VLAN Tag Register bit definitions and [Table 19](#) shows the Unicast Address Word Lower Register bit definitions.

For builds that have the extended multicast address filtering enabled, promiscuous mode can be achieved by making sure that the TEMAC is in promiscuous mode and by clearing the EMultiFltrEnbl bit (bit 19) in the [Reset and Address Filter Register \(RAF\) - Offset 0x0000_0000](#).

When a received frame is accepted and passed up to software, additional information is provided in the receive AXI4-Stream Status words to help the software perform the additional address filtering with less overhead.

Receive AXI4-Stream Status words 0 and 1 include the destination address of the frame and word 2 includes bits to indicate if the frame had a destination address that was the broadcast address, a MAC multicast address, or an IP multicast address (and if none of those bits are set, it was a unicast address). See [Mapping Xilinx AXI DMA Buffer Descriptor Fields to AXI4-Stream Fields, page 74](#) for more information.

This allows the software to make decisions about the destination address without accessing the address from within the receive AXI4-Stream Data transfer. When using a Xilinx AXI DMA core, this means the information needed by the software for filtering is in the buffer descriptor and a decision can be made regarding accepting or rejecting the frame without accessing the data buffer itself thus reducing memory access and buffer indexing overhead.

Flow Control

The flow control function is defined by IEEE Std 802.3-2002 Clause 31. The AXI Ethernet can be configured to send pause frames and to act upon the pause frames received. These two behaviors can be configured independently (asymmetrically). To enable or disable transmit and receive flow control, see the FCC register ([page 39](#)).

Flow control can be used to prevent data loss when an Ethernet interface is unable to process frames fast enough to keep up with the rate of frames provided by another Ethernet interface. When this occurs, the Ethernet interface that requires relief can transmit a pause control frame to the link partner to request it cease transmitting for a defined period of time.

Transmitting a Pause Control Frame

For the AXI Ethernet, a pause frame transmission can be initiated by writing a pause value to the [Transmit Pause Frame Register \(TPF\) - Offset 0x0000_0004, page 20](#) while transmit pause processing is enabled (FCC register bit 30 is 1 [page 39](#)).

Requesting the transmit of a pause frame does not interrupt a transmission in progress but the pause frame is transmitted after the frame in progress. A request to transmit a pause frame results in the transmission of a pause frame even if the transmitter itself is already paused due to the reception of a pause frame.

The destination address supplied with the transmitted pause control frame can be set by writing to the RCW0 and RCW1 registers ([page 36](#)).

Receiving a Pause Control Frame

When an error free frame is received by AXI Ethernet, it examines the following information:

1. The destination address field is compared to the pause control address and the configured unicast address.
2. The Length/Type field is compared against the control type code (0x8808).
3. The opcode field contents are matched against the pause control opcode (0x0001).

If compare step 2 or 3 fails or if flow control for the receiver is disabled (FCC register bit 29 is 0 [page 39](#)), the frame is ignored by the flow control logic and is passed to the user. If the frames pass all 3 compare steps and receive flow control is enabled, the pause parameter in the frame is used to inhibit transmitter operation for the time defined in the IEEE Std 802.3-2002 specification, a Receive Reject interrupt is activated (see bit 28 in [Table 14](#)), and the frame is not passed up to software. If the transmitter is paused and a second pause frame is received, the current pause value of the transmitter is replaced with the new pause value received in the new pause frame including a possible value of 0x0.

Statistics Vectors

Transmit Statistics Vector

The transmitter provides 32 bits of statistics for each frame transmitted as well as a signal which can be used to count the total number of bytes transmitted. Statistics information is provided using a 32-bit vector for one clock cycle as shown in [Figure 65](#). [Table 63](#) shows the bit definition of the transmit statistics. Bits 28 to 20 are always driven to zero because half-duplex is not supported. The waveform in [Figure 65](#) represents the statistics counter updates for the corresponding vector bits. The entire vector otherwise is not accessible through an addressable register or available on the external ports.




Figure 65: Soft TEMAC Transmit Statistics Waveforms

Table 63: Transmit Statistics Bit Definitions

Tx Statistics	Name	Description
31	PAUSE_FRAME_TRANSMITTED	Asserted if the previous frame was a pause frame initiated by writing to the TPF register.
30	BYTE_VALID	Hard TEMAC: This bit is reserved in the Hard TEMAC configuration. The value returned is undefined. Soft TEMAC: Asserted if a MAC frame byte (Destination Address to FCS inclusive) is in the process of being transmitted. This is valid on every clock cycle. Do not use this as an enable signal to indicate that data is present on the transmit data pins going to the PHY.
29	Reserved (driven to zero)	Returns 0.

Table 63: Transmit Statistics Bit Definitions (Cont'd)

Tx Statistics	Name	Description
28 - 25 ⁽¹⁾	TX_ATTEMPTS(3:0)	Full Duplex: Returns 0s Half Duplex: The number of attempts that have been made to transmit the previous frame. This is a 4-bit number: 0 should be interpreted as 1 attempt; 1 as 2 attempts, up until 15 as 16 attempts. Only full-duplex is supported.
24 ⁽¹⁾	Reserved (driven to zero)	Returns 0.
23 ⁽¹⁾	EXCESSIVE COLLISION	Full Duplex: Returns 0s Half Duplex: Asserted if a collision has been detected on each of the last 16 attempts to transmit the previous frame. Only full-duplex is supported.
22 ⁽¹⁾	LATE_COLLISION	Full Duplex: Returns 0s Half Duplex: Asserted if a late collision occurred during frame transmission. Only full-duplex is supported.
21 ⁽¹⁾	EXCESSIVE_DEFERRAL	Full Duplex: Returns 0s Half Duplex: Asserted if the previous frame was deferred for an excessive amount of time as defined by the constant "maxDeferTime" in <i>IEEE 802.3-2005</i> . Only full-duplex is supported.
20 ⁽¹⁾	TX_DEFERRED	Full Duplex: Returns 0s Half Duplex: Asserted if transmission of the frame was deferred. Only full-duplex is supported.
19	VLAN_FRAME	Asserted if the previous frame contains a VLAN identifier in the Length/Type field when transmitter VLAN operation is enabled
18 - 5	FRAME_LENGTH_COUNT	The length of the previous frame in number of bytes. The count sticks at 16838 for jumbo frames larger than this value.
4	CONTROL_FRAME	Asserted if the previous frame has the special Control type code 0x8808 in the Length/Type field
3	UNDERRUN_FRAME	Asserted if the previous frame contains an underrun error.
2	MULTICAST_FRAME	Asserted if the previous frame contains a multicast address in the destination address field.
1	BROADCAST_FRAME	Asserted if the previous frame contains a broadcast address in the destination address field.
0	SUCCESSFUL_FRAME	Asserted if the previous frame is transmitted without error.

Notes:

- Bits 28:20 are for Half-Duplex only. These bits return zero in Full Duplex mode.

Receive Statistics Vector

The receiver provides 27 bits of statistics for each frame transmitted as well as a signal which can be used to count the total number of bytes transmitted. Statistics information is provided using a 28-bit vector for one clock cycle as shown in [Figure 66](#). The waveform in [Figure 66](#) represents the statistics counter updates for the corresponding vector bits. The entire vector otherwise is not accessible through an addressable register or available on the external ports. [Table 64](#) shows the bit definition of the receive statistics. Bits 28 to 20 are always driven to zero because half-duplex is not supported.




Figure 66: Receive Statistics Waveforms

Table 64: Receive Statistics Bit Definitions

Rx Statistics	Name	Description
27	ADDRESS_MATCH	When the Ethernet MAC is configured in Address Filtering mode, asserted if the previous frame successfully passed the address filter. When the Ethernet MAC is configured in promiscuous mode, this bit is always asserted.
26	ALIGNMENT_ERROR	Used in 10/100 MII mode. Asserted if the previous frame received has an incorrect FCS value and a misalignment occurs when the 4-bit MII data bus is converted to the 8-bit GMII data bus.
25	Length/Type Out Of Range	Asserted if the Length/Type field contains a length value that does not match the number of Ethernet MAC data bytes received. Also asserted High if the Length/Type field indicates that the frame contains padding but the number of Ethernet MAC data bytes received is not equal to 64 bytes (minimum frame size). This bit is not defined when Length/Type field error-checks are disabled or when received frames are less than the legal minimum length.
24	BAD_OPCODE	Asserted if the previous frame is error free. Contains the special control frame identifier in the LT field, but contains an OPCODE unsupported by the Ethernet MAC (any OPCODE other than PAUSE).
23	FLOW_CONTROL_FRAME	Asserted if the previous frame is error-free. Contains the special control frame identifier in the LT field. Contains a destination address matching either the Ethernet MAC control multicast address or the configured source address of the Ethernet MAC. Contains the supported PAUSE OPCODE and is acted upon by the Ethernet MAC.
22	BYTE_VALID	Hard TEMAC: This bit is reserved in the Hard TEMAC configuration. The value returned is undefined. Soft TEMAC: Asserted if a MAC frame byte (Destination Address to FCS inclusive) is in the process of being received. This is valid on every clock cycle. Do not use this as an enable signal to indicate that data is present on the receive data pins going to the receive MAC interface.
21	VLAN_FRAME	Asserted if the previous frame contains a VLAN identifier in the Length/Type field when the receiver VLAN operation is enabled.
20	OUT_OF_BOUNDS	Asserted if the previous frame exceeded the specified IEEE Std 802.3-2005 maximum legal length. This is only valid if jumbo frames are disabled.
19	CONTROL_FRAME	Asserted if the previous frame contains the special control frame identifier in the Length/Type field.
18 - 5	FRAME_LENGTH_COUNT	The length of the previous frame in number of bytes. The count sticks at 16383 for any jumbo frames larger than this value.
4	MULTICAST_FRAME	Asserted if the previous frame contains a multicast address in the destination field.

Table 64: Receive Statistics Bit Definitions (Cont'd)

Rx Statistics	Name	Description
3	BROADCAST_FRAME	Asserted if the previous frame contains the broadcast address in the destination field.
2	FCS_ERROR	Asserted if the previous frame received has an incorrect FCS value or the Ethernet MAC detects error codes during frame reception.
1	BAD_FRAME ⁽¹⁾	Asserted if the previous frame received contains errors.
0	GOOD_FRAME ⁽¹⁾	Asserted if the previous frame received is error free.

Notes:

1. If the length/type field error checks are disabled, then a frame containing this type of error is marked as a GOOD_FRAME, providing no additional errors were detected.

Extended VLAN Support

VLAN General Information

VLAN (or Virtual Local Area Network) frames are used to segregate Ethernet traffic within a larger physical LAN. VLAN frames are created by inserting a 4-byte VLAN TAG field in an Ethernet frame where the 2-byte Type/Length field would normally occur thus extending the overall frame by 4 bytes. The VLAN TAG field is further broken down into additional fields as shown in Figure 67.





Figure 67: VLAN Frame Showing VLAN Tag Field

The TEMAC core provides basic VLAN support that can be enabled or disabled independently. This basic support recognizes VLAN frames that have a TPID value of 0x8100. When basic VLAN function is enabled, the TEMAC core allows good VLAN frames with this TPID value to be processed for validation and address filtering rather than being dropped. However, some applications require using a TPID value other than 0x8100 or have multiple VLAN tags within one frame (referred to as double tagging, triple tagging). Additionally, some common operations are performed on VLAN frames that can be off-loaded from software to hardware to reduce processor utilization. Some of these tasks, translation, stripping, and auto tagging, are available when the extended VLAN support is included in the core at build-time by setting the C_TXVLAN_* and C_RXVLAN_* parameters.

The extended VLAN functions are available individually and independently between the transmit and receive paths. To use the extended VLAN functions, the circuitry must be included at build time by setting the appropriate parameters and also the functions must be enabled at run time by setting the New Functions enable bit (bit 20) of the [Reset and Address Filter Register \(RAF\) - Offset 0x0000_0000](#).

VLAN Translation

VLAN translation enables the AXI Ethernet core to replace the VLAN ID (VID) value of the VLAN Tag field of a VLAN frame with a new VID as it passes through the AXI Ethernet core in either the transmit or receive direction.



DS759_68

Figure 68: VLAN VID Translation

The TEMAC core does not recognize transmitting or receiving VLAN frames with a TPID other than 0x8100 when VLAN mode is enabled. If VLAN mode is disabled, then the maximum length of a normal frame is not extended from 1518 to 1522 bytes. Additionally, multiple tagging is also not supported because of the even larger frame sizes.

To support multiple VLAN tagging and the use of TPID values other than 0x8100 in the outer tag, jumbo frame mode must be used with basic VLAN mode disabled. Using this setting eliminates automatic invalidating (by the TEMAC core) of any frames that normally would be too large for *normal* frame sizes. The user must enable jumbo frame mode and disable VLAN mode when needed for extended VLAN mode.

Transmit Path

When transmitting frames, the outgoing frame is detected as a VLAN frame by recognizing a VLAN Tag Protocol Identifier value (TPID) in the Type/Length field by comparing it against user defined values in the [VLAN TPID Word 0 Register \(TPID0\) - Offset 0x0000_0028](#) and [VLAN TPID Word 1 Register \(TPID1\) - Offset 0x0000_002C](#). The TPID values are shared between the receive and transmit paths.

After a VLAN frame is identified, the 12-bit Unique VLAN Identifier (VID) is used to access the [TEMAC Receive Configuration Word 0 \(RCW0\) Register - Offset 0x0000_0400](#) to supply a replacement VID value which is substituted into the outgoing frame.




Figure 69: VLAN Data Table

Using transmit In-Band FCS mode of the TEMAC core is not allowed when using VLAN translation because the user provided FCS field value would not be correct for the new VID field. For double, triple, tagged VLAN frames, only the outer VID is translated. The following TPID values are commonly used to flag VLAN frames: 0x8100, 0x9100, 0x9200, and 0x88a8. However, the TPID values used to identify VLAN frames are programmable through the TPID registers. Transmit and receive VLAN translation can be enabled separately with their respective parameters. For VID values that do not need to be translated, the VLAN data table location associated with their value must be initialized to that same value.

Receive Path

The receive operates similarly to the transmit side. The frame first passes through address filtering and validation processing before being checked for a VLAN TPID. Receive FCS stripping in the TEMAC core is required when using VLAN translation because the FCS field that arrives with the frame is no longer valid with the new TPID value. Although receive stripping is enabled, any padding, if present, is not stripped due to the TYPE/LENGTH field of the receive frame containing a VLAN tag rather than a length value.

VLAN Tagging and Double Tagging (Stacking)

VLAN tagging allows the TEMAC to insert a pre-defined VLAN tag in select Ethernet frames as they pass through the core in either the transmit or receive direction.




Figure 70: VLAN Tagging

General

One VLAN tag is added depending on mode of operation:

- Non-VLAN frames get one VLAN tag added to become single VLAN tagged frames.
- VLAN tagged frames receive another VLAN tag and no checking is performed to see how many VLAN tags the frame already has (if there are already 3 tags it now has 4).

Therefore, in cases that require adding a VLAN tag, one VLAN tag is added to the existing frame.

The TEMAC core's basic VLAN mode extends the maximum normal frame size validation by 4 bytes. This mode does not extend to multiple VLAN tagging. Multiple VLAN frames that exceed 1522 bytes would be discarded as being too long. As mentioned previously, this requires the use of jumbo frame mode which eliminates the automatic invalidation of frames that normally would be too large for normal frame sizes.

When VLAN tagging is enabled at build time with the appropriate parameter, a field in the [Reset and Address Filter Register \(RAF\) - Offset 0x0000_0000](#) is used to select one of four VLAN tagging modes and the [Transmit VLAN Tag Register \(TTAG\) - Offset 0x0000_0018](#) and [Receive VLAN Tag Register \(RTAG\) - Offset 0x0000_001C](#) is used to hold the VLAN tag value which is inserted. The four VLAN tagging modes which are selectable at run time are:

1. Do not add tags to any frames
2. Add one tag to all frames
3. Add one tag only to frames that are already VLAN tagged
4. Add one tag only to select frames that are already VLAN tagged based on VID value

The fourth mode requires a method for specifying which tagged frames should receive an additional VLAN tag. The [TEMAC Receive Configuration Word 0 \(RCW0\) Register - Offset 0x0000_0400](#) and [Receive VLAN Data Table - Offset 0x0000_8000-0x0000_BFFF, page 54](#) are used for this purpose. A 1 in the tag enable field for a TPID value indicates that frame should receive an additional tag. Again, transmit In-Band FCS mode is not allowed and receive FCS stripping is required when using VLAN tagging because FCS field value would not be correct for the frame with the additional VLAN tag. Although receive stripping is enabled, any padding, if present, is not stripped because the TYPE / LENGTH field of the receive frame contains a VLAN tag rather than a length value. However, the length field is still present.

VLAN Stripping

VLAN stripping allows the TEMAC to remove a VLAN tag in select Ethernet frames as they pass through the AXI Ethernet core in either the transmit or receive direction.




Figure 71: VLAN Stripping

General

One VLAN tag is removed:

- Non-VLAN frames are not changed
- VLAN tagged frames have the outer VLAN tag removed and AXI Ethernet does not check to see how many VLAN tags it already has (if there are 4 tags, AXI Ethernet makes it 3).

When VLAN stripping is enabled at build time with the appropriate parameter, a field in the [Reset and Address Filter Register \(RAF\) - Offset 0x0000_0000](#) is used to select one of three VLAN stripping modes.

1. Do not strip tags from any frames
2. Strip one tag from all VLAN tagged frames
3. Strip one tag only from select VLAN tagged frames based on VID value


The third mode requires a method for specifying which tagged frames should be stripped. The [TEMAC Receive Configuration Word 0 \(RCW0\) Register - Offset 0x0000_0400](#) and [Receive VLAN Data Table - Offset 0x0000_8000-0x0000_BFFF, page 54](#) are used for this purpose. A 1 in the strip enable field for a TPID value indicates that frame should have its VLAN tag stripped.

Again, transmit In-Band FCS mode is not allowed and receive FCS stripping is required when using VLAN stripping because FCS field value would not be correct for the frame with the VLAN tag removed. Although receive stripping is enabled, any padding, if present, is not stripped due to the TYPE/LENGTH field of the receive frame containing a VLAN tag rather than a length value.

Order of VLAN Functions when Combined

When multiple VLAN functions are combined, the order of processing for both transmit and receive is:

1. VLAN Stripping
2. VLAN Translation
3. VLAN Tagging



DS759_72

Figure 72: Order of Extended VLAN Functions

Ethernet Audio Video Bridging (AVB)

Ethernet AVB functionality is supported with AXI Ethernet. The parameter `C_AVB` must be set to 1 to enable the core. See the version of the Ethernet AVB Endpoint listed in the change log for more information.

AVB Frames AXI4-Stream Interface

The AVB AXI4-Stream interface is a limited interface in that it does not allow throttling from the external connections. As a result, some of the standard AXI4-Stream signals are missing from the port list as well as the addition of the TUSER signals. Both transmit and receive buses are 8 bits wide which eliminates the need of the write strobe signal bus. For both buses, the AXI Ethernet provides the AXI4-Stream clocks and clock enables which are derived from the internal Ethernet clocks.

The AVB AXI4-Stream interface is connected to external logic that currently is not provided by Xilinx. Several third party partners have created this logic, have tested it with the system core, and have integrated it into AVB systems. This external logic takes time sensitive audio or video information and splits it into Ethernet frames using a protocol encoding that is similar to TCP/IP. This is all done in FPGA logic.

Ethernet AVB frames are passed back and forth to the Ethernet through the AVB AXI4-Stream interfaces. Internal to AXI Ethernet, the AVB frames and the legacy frames are multiplexed and demultiplexed based on a prioritization and time slotting method. The AVB function in AXI Ethernet is responsible for helping to choose the most accurate AVB system clock in the Ethernet network and synchronizes to the clock so all AVB nodes are synchronized.

Transmit Interface

AXI Ethernet provides the signal `AXI_STR_AVBTX_ACLK` which is derived from the TEMAC transmit MAC interface clock. This clock operates at 125 MHz when operating at 1 Gb/s and is 25 MHz when operating at 100 Mb/s. During a transfer, AXI Ethernet uses the TEMAC transmit MAC interface clock enable to toggle `AXI_STR_AVBTX_TREADY`. The clock enable is High for every clock cycle when operating at 1 Gb/s and toggles every other clock cycle for 100 Mb/s. When AXI Ethernet is ready to transmit an AVB frame, it drives the `AXI_STR_AVBTX_TREADY` signal High. When the external logic is ready to transmit a frame, it drives the `AXI_STR_AVBTX_TVALID` signal High and provides the first byte of data on the `AXI_STR_AVBTX_TDATA` bus. Now the external logic must provide a new byte of data on every clock cycle that the `AXI_STR_AVBTX_TREADY` signal is High while `TVALID` is active until the end of the frame is reached. The external logic cannot throttle the AVB transmit interface. AXI Ethernet accepts the first byte and then drives `AXI_STR_AVBTX_TREADY` Low until the TEMAC has started the transmit, then it drives it back to High and continues to use it as a clock enable for the remainder of that frame.

On the last byte of the frame, the external logic drives the `AXI_STR_AVBTX_TLAST` signal High for one clock cycle with `AXI_STR_AVBTX_TREADY`. If it does not have any additional frames to transmit, it removes the `TVALID` signal when it takes the `TLAST` signal Low. However, if another frame is ready, the external logic leaves the `TVALID` signal High.

The TUSER signal is intended to allow the external logic to indicate that the current frame in progress has an error such as an underflow and the frame should be aborted. It is intended that this be connected to the underflow input of the AVB to force the current frame to be aborted, but the current AVB core does not provide an AVB underflow input. Figure 73 shows a transmit AXI4-Stream waveform for 1 Gb/s mode where there are additional AVB frames available after the completion of the current frame. Figure 74 shows the TX client interface operating at 100 Mb/s.




Figure 73: 1000 Mb/s Transmit AVB AXI4-Stream (back-to back)




Figure 74: 100 Mb/s Transmit AVB AXI4-Stream

Receive Interface

The receive interface provides an AXI4-Stream clock and which is derived from the TEMAC receive client interface and uses the AXI_STR_AVBRX_TVALID signal as a clock enable derived from the receive client interface clock enable. These signals behave similarly to the transmit interface when the Ethernet bus speed changes.

When AXI Ethernet has received an AVB frame to transfer over the AXI4-Stream to the external logic, it drives the AXI_STR_AVBRX_TVALID signal High and provides a new AXI_STR_AVBRX_TDATA byte value on each clock cycle when AXI_STR_AVBRX_TVALID signal is High. The destination cannot throttle and must always be ready to receive a frame. After AXI Ethernet transfers the second to last byte, it drives the AXI_STR_AVBRX_TVALID signal Low and wait until it gets a good or bad frame indication from the TEMAC before it finishes the frame. When it receives the good or bad frame indication, it drives the AXI_STR_AVBRX_TVALID signal High again for one clock/AXI_STR_AVBRX_TVALID cycle along with the last byte value. It drives the AXI_STR_AVBRX_TUSER

signal High if the frame is bad. If the frame is good, it drives AXI_STR_AVBRX_TUSER signal Low while driving the AXI_STR_AVBRX_TLAST signal High.

All receive frames, good or bad, that meet the address filtering rules, appear on the receive AXI_STREAM interface with the only indication of good versus bad being the value of AXI_STR_AVBRX_TUSER during AXI_STR_AVBRX_TLAST. Figure 75 shows the receive waveforms for the AVB interface operating at 100 Mb/s.




Figure 75: 100 Mb/s Receive AVB AXI4-Stream

Virtex-6 Hard TEMAC Implementations

Introduction to Physical Interfaces

The Hard TEMAC silicon component in the Virtex-6 FPGA devices is independent of, and can connect to, any type of physical layer device. The AXI Ethernet provides additional circuitry around the Hard TEMAC silicon component to allow easy use of several common physical layer device interfaces.

The following are two types of physical layer interfaces:

- **BASE-T** provide a link between the AXI Ethernet and copper mediums. This functionality can be provided in a AXI Ethernet system by connecting to external BASE_T PHY devices which are readily available. This connection can be made using the MII, GMII/MII, RGMII, and SGMII interfaces.
 - See Table 3 to Table 6 for supported voltages with the different device families.
- **BASE-X** provide a link between AXI Ethernet and (usually) fiber optic mediums. AXI Ethernet system can provide this function at 1000 Mb/s (1000BASE-X) by using a GTX or GTP transceiver.

Media Independent Interface (MII)

The Media Independent Interface (MII), defined in IEEE 802.3 clause 22, is a parallel interface that connects at 10-Mb/s and/or 100-Mb/s to external PHY devices.

Virtex-6 Hard TEMAC MII Constraints

See [Ref 8] for an overview of the various constraints used.

Gigabit Media Independent Interface (GMII)

The Gigabit Media Independent Interface (GMII), defined in IEEE 802.3 clause 35, is an extension of the MII used to connect at 1-Gb/s to the PHY devices. MII can be considered a subset of GMII, and as a result, GMII/MII together can carry Ethernet traffic at 10 Mb/s, 100 Mb/s, and 1 Gb/s. When the GMII interface is selected with parameters for AXI Ethernet, a GMII/MII interface is used which is capable of all three Ethernet speeds.

The GMII design uses clock enables. See [Ref 11] for an equivalent diagram of the clock management scheme when AXI Ethernet parameter C_INCLUDE_IO = 1. When the parameter C_INCLUDE_IO = 0, any IBUFGs, IBUFS, OBUFGs, BUFGIOs, BUFRs, ODDRs, and IODELAYS are not used.

Virtex-6 Hard TEMAC GMII Constraints

See [\[Ref 8\]](#) for an overview of the various constraints used.

Reduced Gigabit Media Independent Interface (RGMII)

The Reduced Gigabit Media Independent Interface (RGMII) is an alternative to the GMII/MII. RGMII achieves a 50% reduction in the pin count compared with GMII, and is therefore favored over GMII/MII by PCB designers. This is achieved with the use of double-data-rate (DDR) flip-flops. RGMII can carry Ethernet traffic at 10 Mb/s, 100 Mb/s, and 1 Gb/s. For more information on RGMII, see the *Hewlett-Packard RGMII Specification, version 2.0*.

Virtex-6 Hard TEMAC RGMII Constraints

See [\[Ref 8\]](#) for an overview of the various constraints used.

Serial Gigabit Media Independent Interface (SGMII)

The Serial-GMII (SGMII) is an alternative interface to the GMII/MII that converts the parallel interface of the GMII into a serial format. This radically reduces the I/O count and is therefore often favored by PCB designers. This is achieved by using a GTX transceiver. SGMII can carry Ethernet traffic at 10 Mb/s, 100 Mb/s, and 1 Gb/s.

The SGMII physical interface was defined by Cisco Systems, Inc. The data signals operate at a rate of 1.25 Gb/s. Differential pairs are used to provide signal integrity and minimize noise. The sideband clock signals defined in the specification are not implemented in AXI Ethernet. Instead, the GTX transceiver is used to transmit and receive the differential data at the required rate using clock data recovery. For more information on SGMII, see the *Serial GMII Specification v1.7*.

Virtex-6 Hard TEMAC SGMII Constraints

See [\[Ref 8\]](#) for an overview of the various constraints used.

SGMII Auto-Negotiation

The external SGMII capable PHY device performs auto negotiation with its link partner on the PHY Link (Ethernet bus) in resolving operational speed and duplex mode, then performs a secondary auto negotiation with the GTX transceiver across the SGMII Link. This transfers the results of the PHY with Link Partner auto negotiation across the SGMII to AXI Ethernet.

The results of the SGMII auto negotiation can be read from the SGMII Management Auto negotiation Link Partner Ability Base Register ([Table 71](#)). The duplex mode and speed of AXI Ethernet should then be set to match (see [TEMAC Receive Configuration Word 1 \(RCW1\) Register - Offset 0x0000_0404, page 36](#), [TEMAC Transmit Configuration \(TC\) Register - Offset 0x0000_0408, page 38](#), and [TEMAC Ethernet MAC Mode Configuration \(EMMC\) Register - Offset 0x0000_0410, page 40](#)).

There are two methods that can be used to learn of the completion of an auto negotiation cycle:

1. By polling the auto negotiation complete bit of SGMII Management Status Register (Register 1, bit 5 [Table 67](#)).
2. By using the auto negotiation complete interrupt (see [Interrupt Status Register \(IS\) - Offset 0x0000_000C, page 21](#) and SGMII Management Auto Negotiation Interrupt Control Register [Table 76, page 98](#)).

Loopback

There are two possible loopback positions:

1. **Loopback in the Hard TEMAC silicon component.** When placed into loopback, data is routed from the transmitter to the receiver path at the last possible point in the PCS/PMA sublayer. This is immediately before the GTX transceiver interface. When placed into loopback, a constant stream of Idle code groups is transmitted through the GTX transceiver. Loopback in this position allows test frames to be looped back within the system without allowing them to be received by the link partner (the device connected on the other end of the Ethernet). The transmission of Idles allows the link partner to remain in synchronization so that no fault is reported.
2. **Loopback in the GTX transceiver.** The GTX transceiver can be switched into loopback and routes data from the transmitter path to the receiver path within the GTX transceiver. However, this data is also transmitted out of the GTX transceiver and so any test frames used for a loopback test is received by the link partner.

Loopback can be enabled or disabled by writing to the SGMII Management Control Register bit 14 ([Table 66, page 95](#)) while the loopback position can be controlled by writing the SGMII Management Loopback Control Register bit 0 ([Table 77, page 99](#)).

Internal SGMII Management Registers

Registers 0 through 15 are defined in IEEE 802.3. These registers contain information relating to the operation of the SGMII PCS sublayer, including the status of both the SGMII Link and the physical Ethernet link (PHY Link). Additionally, these registers are directly involved in the operation of the SGMII auto negotiation function which occurs between AXI Ethernet and the external PHY device (typically a tri-speed BASE-T PHY). These registers are accessed through the MII Management interface ([Using the Address Filters, page 56](#)). These registers are only valid when using the SGMII PHY interface.

Table 65: Internal SGMII Management Registers

Register Name	Register Address (REGAD)
SGMII Control Register (Register 0)	0
SGMII Status Register (Register 1)	1
SGMII PHY Identifier (Register 2 and 3)	2,3
SGMII Auto Negotiation Advertisement Register (Register 4)	4
SGMII Auto Negotiation Link Partner Ability Base Register (Register 5)	5
SGMII Auto Negotiation Expansion Register (Register 6)	6
SGMII Auto Negotiation Next Page Transmit Register (Register 7)	7
SGMII Auto Negotiation Next Page Receive Register (Register 8)	8
SGMII Extended Status Register (Register 15)	15
SGMII Vendor Specific Register: Auto Negotiation Interrupt Control Register (Register 16)	16
SGMII Vendor Specific Register: Loopback Control Register (Register 17)	17

[Table 66](#) shows the Hard TEMAC Internal SGMII PCS Management Control Register bit definitions.

Table 66: SGMII Management Control Register (Register 0) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	Reset	Read/Write self clearing	0	0 - normal operation 1 - PCS/PMA reset
14	Loopback	Read/Write	0	0 - disable loopback mode 1 - enable loopback mode
13	Speed Selection (LSB)	Returns 0	0	Always returns 0 for this bit. Along with bit 6, speed selection of 1000 Mb/s is identified.
12	Auto Negotiation Enable	Read/Write	1	0 - disable auto negotiation 1 - enable auto negotiation
11	Power Down	Read/Write	0	When set to 1, the GTX transceiver is placed in a low power state. This bit requires a reset (bit 15) to clear. 0 - normal operation 1 - power down
10	Isolate	Read/Write	0	0 - normal operation 1 - electrically isolate the PHY
9	Restart Auto Negotiation	Read/Write self clearing	0	0 - normal operation 1 - restart auto negotiation process
8	Duplex Mode	Returns 1	1	Always returns 1 for this bit to signal full duplex mode.
7	Collision Test	Returns 0	0	Always returns 0 for this bit to disable COL test.
6	Speed Selection (MSB)	Returns 1	1	Always returns 1 for this bit. Along with bit 13, speed selection of 1000 Mb/s is identified.
5	Unidirectional Enable	Read/Write	0	Enable transmit regardless of whether a valid link has been established.
0 - 4	Reserved	Returns 0s	0x0	Always return zeros.

Table 67 shows the Hard TEMAC Internal SGMII PCS Management Status Register bit definitions.

Table 67: SGMII Management Status Register (Register 1) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	100BASE-T4	Returns 0	0	Always returns a 0 for this bit because 100BASE-T4 is not supported.
14	100BASE-X Full Duplex	Returns 0	0	Always returns a 0 for this bit because 100BASE-X full duplex is not supported.
13	100BASE-X Half Duplex	Returns 0	0	Always returns a 0 for this bit because 100BASE-X half duplex is not supported.
12	10 Mb/s Full Duplex	Returns 0	0	Always returns a 0 for this bit because 10 Mb/s full duplex is not supported.
11	10 Mb/s Half Duplex	Returns 0	0	Always returns a 0 for this bit because 10 Mb/s half duplex is not supported.
10	100BASE-T2 Full Duplex	Returns 0	0	Always returns a 0 for this bit because 100BASE-T2 full duplex is not supported.
9	100BASE-T2 Half Duplex	Returns 0	0	Always returns a 0 for this bit because 100BASE-T2 half duplex is not supported.
8	Extended Status	Returns 1	1	Always returns a 1 for this bit indicating the presence of the extended register (register 15).
7	Unidirectional Ability	Returns 1	1	Always returns a 1.

Table 67: SGMII Management Status Register (Register 1) Bit Definitions (Cont'd)

Bit(s)	Name	Core Access	Reset Value	Description
6	MF Preamble Suppression	Returns 1	1	Always returns a 1 for this bit to indicate the support of management frame preamble suppression.
5	Auto Negotiation Complete	Read	0	0 - auto negotiation process not completed 1 - auto negotiation process complete
4	Remote Fault	Read only self clearing on read	0	0 - no remote fault condition detected 1 - remote fault condition detected
3	Auto Negotiation Ability	Returns 1	1	Always returns a 1 for this bit indicating that the PHY is capable of auto negotiation.
2	Link Status	Read only self clearing on read	0	0 - PHY Link is down 1 - PHY Link is up
1	Jabber Detect	Returns 0	0	Always returns a 0 for this bit because no jabber detect is supported.
0	Extended Capability	Returns 0	0	Always returns a 0 for this bit because no extended register set is supported.

Table 68 shows the first Hard TEMAC Internal SGMII PCS Management PHY Identifier Register bit definitions.

Table 68: SGMII Management PHY Identifier (Register 2) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
0 - 15	OUI	Read	returns OUI (3-18) 0x0028	Organizationally Unique Identifier (OUI) from IEEE is 0x000A35.

Table 69 shows the second Hard TEMAC Internal SGMII PCS Management PHY Identifier Register bit definitions.

Table 69: SGMII Management PHY Identifier (Register 3) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
10 - 15	OUI	Read	returns OUI (19-24) 0x0035	Organizationally Unique Identifier (OUI) from IEEE is 0x000A35.
30	MMN	Returns 0	0	Manufacturer's Model Number. Always returns 0s.
29	Revision	Returns 0	0	Revision Number. Always returns 0s.

Table 70 shows the Hard TEMAC Internal SGMII PCS Management Auto Negotiation Advertisement Register bit definitions.

Table 70: SGMII Management Auto Negotiation Advertisement Register (Register 4) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
0 - 15	All bits	Read	0x0001	SGMII defined value sent from the MAC to the PHY.

Table 71 shows the Hard TEMAC Internal SGMII PCS Management Auto negotiation Link Partner Ability Base Register bit definitions.

Table 71: SGMII Management Auto Negotiation Link Partner Ability Base Register (Register 5) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	PHY Link Status	Read	1	Link status of the PHY with its Link Partner across the medium. 0 - Link Down 1 - Link Up
14	Acknowledge	Read	0	Used by Auto-negotiation function to indicate reception of a link partner's base or next page
13	Reserved	Returns 0	0	Always return zero.
12	Duplex Mode	Read	0	1 = Full Duplex 0 = Half Duplex
10-11	Speed	Read	00	00 - Reserved 01 - 1000 Mb/s 10 - 100 Mb/s 11 - 10 Mb/s
1-9	Reserved	Returns 0s	000000000	Always return zeros.
0	Reserved	Returns 1	1	Always return one.

Table 72 shows the Hard TEMAC Internal SGMII PCS Management Auto negotiation Expansion Register bit definitions.

Table 72: SGMII Management Auto Negotiation Expansion Register (Register 6) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
3 - 15	Reserved	Returns 0s	0x0	Always return zeros.
2	Next Page Able	Returns 1	1	Always returns a 1 for this bit because the device is Next Page Able.
1	Page Received	Read self clearing on read	0	0 - a new page is not received 1 - a new page is received
0	Reserved	Returns 0s	0	Always return zeros.

Table 73 shows the Hard TEMAC Internal SGMII PCS Management Auto Negotiation Next Page Transmit Register bit definitions.

Table 73: SGMII Management Auto Negotiation Next Page Transmit Register (Register 7) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	Next Page	Read/write	0	0 - last page 1 - additional next page(s) to follow
14	Reserved	Returns 0s	0	Always return zeros.
13	Message Page	Read/Write	1	0 - unformatted page 1 - message page
12	Acknowledge 2	Read/Write	0	0 - cannot comply with message 1 - complies with message
11	Toggle	Read	0	Value toggles between subsequent pages.
0 - 10	Message or unformatted Code Field	Read/Write	0x001 (null message code)	Message code field or unformatted page encoding as dictated by bit 13.

Table 74 shows the Hard TEMAC Internal SGMII PCS Management Auto Negotiation Next Page Receive Register bit definitions.

Table 74: SGMII Management Auto Negotiation Next Page Receive Register (Register 8) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	Next Page	Read	0	0 - last page 1 - additional next page(s) to follow
14	Acknowledge	Read	0	Used by auto negotiation function to indicate reception of a link partner's base or next page.
13	Message Page	Read	0	0 - unformatted page 1 - message page
12	Acknowledge 2	Read	0	0 - cannot comply with message 1 - complies with message
11	Toggle	Read	0	Value toggles between subsequent pages.
0 - 10	Message or unformatted Code Field	Read	0x0 (null message code)	Message code field or unformatted page encoding as dictated by bit 13.

Table 75 shows the Hard TEMAC Internal SGMII PCS Management Extended Status Register bit definitions.

Table 75: SGMII Management Extended Status Register (Register 15) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	1000BASE-X Full Duplex	Returns 1	1	Always returns a 1 for this bit because 1000BASE-X full duplex is supported.
14	1000BASE-X Half Duplex	Returns 0	0	Always returns a 1 for this bit because 1000BASE-X half duplex is not supported.
13	1000BASE-T Full Duplex	Returns 0	0	Always returns a 1 for this bit because 1000BASE-T full duplex is not supported.
12	1000BASE-T Half Duplex	Returns 0	0	Always returns a 1 for this bit because 1000BASE-T half duplex is not supported.
0 - 11	Reserved	Returns 0s	0x0	Always return zeros.

Table 76 shows the Hard TEMAC Internal SGMII PCS Management Auto Negotiation Interrupt Control Register bit definitions.

Table 76: SGMII Management Auto Negotiation Interrupt Control Register (Register 16) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
2 - 15	Reserved	Returns 0s	0	Always return zeros.
1	Interrupt Status	Read/Write	0	If the interrupt is enabled, this bit is asserted upon the completion of an auto negotiation cycle; it is only cleared by writing 0 to this bit. If the interrupt is disabled, this bit is set to 0. This is the auto negotiation complete interrupt. 0 - interrupt is asserted 1 - interrupt is not asserted
0	Interrupt Enable	Read/Write	1	0 - interrupt is disabled 1 - interrupt is enabled

Table 77 shows the Hard TEMAC Internal SGMII PCS Management Loopback Control Register bit definitions.

Table 77: SGMII Management Loopback Control Register (Register 17) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
1 - 15	Reserved	Returns 0s	0	Always return zeros.
0	Loopback Position	Read/Write	0	Loopback is enabled or disabled using register 0 bit 14. 0 - loopback (when enabled) occurs directly before the interface to the GTX transceiver 1 - loopback (when enabled) occurs in the GTX transceiver

1000BASE-X PCS/PMA

PCS/PMA

The Physical Coding Sublayer (PCS) for 1000BASE-X operation is defined in IEEE 802.3 clause 36 and 37 and performs the following:

- Encoding (and decoding) of GMII data octets to form a sequence of ordered sets
- 8B/10B encoding (and decoding) of the sequence ordered sets
- 1000BASE-X Auto-Negotiation for information exchange with the link partner

The Physical Medium Attachment (PMA) for 1000BASE-X operation is defined in IEEE 802.3 clause 36 and performs the following:

- Serialization (and de serialization) of code-groups for transmission (and reception) on the underlying serial PMD sublayer
- Recovery of clock from the 8B/10B coded data supplied by the PMD sublayer

1000BASE-X PCS/PMA functionality is provided by connecting the Hard TEMAC silicon component to a GTX transceiver.

PMD

The Physical Medium Dependent (PMD) sublayer is defined in IEEE 802.3 clause 38 for 1000BASE-LX and 1000BASE-SX (long and short wave laser). This type of PMD sublayer is provided by the external GBIC or SFP optical transceiver which should be connected directly to the ports of the GTX transceiver.

Virtex-6 Hard TEMAC 1000BASE-X Constraints

See [Ref 8] for an overview of the various constraints used.

1000BASE-X Auto-Negotiation

1000BASE-X auto negotiation is described in IEEE Std 802.3, clause 37. This function allows a device to advertise the supported modes of operation to a device at the remote end of a link segment (the link partner on Ethernet), and detect corresponding operational modes advertised by the link partner. The results of the auto negotiation can be read from the 1000BASE-X Management Auto negotiation Link Partner Ability Base Register (Table 84). The duplex mode and speed of AXI Ethernet should then be set to match (see TEMAC Receive Configuration Word 1 (RCW1) Register - Offset 0x0000_0404, page 36, TEMAC Transmit Configuration (TC) Register - Offset 0x0000_0408, page 38, and TEMAC Ethernet MAC Mode Configuration (EMMC) Register - Offset 0x0000_0410, page 40). There are two methods that can be used to learn of the completion of an auto negotiation cycle:

1. Polling the auto negotiation complete bit of 1000BASE-X Management Status Register (Register 1, bit 5 [Table 80](#)).
2. Using the auto negotiation complete interrupt ([Interrupt Status Register \(IS\) - Offset 0x0000_000C, page 21](#) and 1000BASE-X Management Auto Negotiation Interrupt Control Register [Table 89, page 105](#)).

Loopback

There are two possible loopback positions:

1. **Loopback in the Hard TEMAC silicon component.** When placed into loopback, data is routed from the transmitter to the receiver path at the last possible point in the PCS/PMA sublayer. This is immediately before the GTX transceiver interface. When placed into loopback, a constant stream of Idle code groups is transmitted through the GTX transceiver. Loopback in this position allows test frames to be looped back within the system without allowing them to be received by the link partner (the device connected on the other end of the Ethernet. The transmission of Idles allows the link partner to remain in synchronization so that no fault is reported.
2. **Loopback in the GTX transceiver.** The GTX transceiver can be switched into loopback and routes data from the transmitter path to the receiver path within the GTX transceiver. However, this data is also transmitted out of the GTX transceiver and so any test frames used for a loopback test is received by the link partner.

Loopback can be enabled or disabled by writing to the 1000BASE-X Management Control Register bit 14 ([Table 79](#)) while the loopback position can be controlled by writing the 1000BASE-X Management Loopback Control Register bit 0 ([Table 90, page 105](#)).

Internal 1000BASE-X PCS/PMA Management Registers

Registers 0 through 15 are defined in IEEE 802.3. These registers contain information relating to the operation of the 1000BASE-X PCS/PMA sublayer, including the status of the physical Ethernet link (PHY Link). Additionally, these registers are directly involved in the operation of the 1000BASE-X auto negotiation function which occurs between AXI Ethernet and its link partner, the Ethernet device connected at the far end of the PHY Link. These registers are accessed through the MII Management interface ([Using the Address Filters, page 56](#)). These registers are only valid when using the 1000BASE-X PHY interface. When using 1000BASE-X, AXI Ethernet is typically connected to an external optical transceiver device such as a GBIC or SFP transceiver.

Table 78: Internal 1000BASE-X PCS/PMA Management Registers

Register Name	Register Address (REGAD)
Control Register (Register 0)	0
Status Register (Register 1)	1
PHY Identifier (Register 2 and 3)	2,3
Auto Negotiation Advertisement Register (Register 4)	4
Auto Negotiation Link Partner Ability Base Register (Register 5)	5
Auto Negotiation Expansion Register (Register 6)	6
Auto Negotiation Next Page Transmit Register (Register 7)	7
Auto Negotiation Next Page Receive Register (Register 8)	8
Extended Status Register (Register 15)	15
Vendor Specific Register: Auto Negotiation Interrupt Control Register (Register 16)	16
Vendor Specific Register: Loopback Control Register (Register 17)	17

Table 79 shows the Hard TEMAC Internal 1000BASE-X PCS/PMA Management Control Register bit definitions.

Table 79: 1000BASE-X Management Control Register (Register 0) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	Reset	Read/Write self clearing	0	0 - normal operation 1 - PCS/PMA reset
14	Loopback	Read/Write	0	0 - disable loopback mode 1 - enable loopback mode
13	Speed Selection (LSB)	Returns 0	0	Always returns 0 for this bit. Along with bit 6, speed selection of 1000 Mb/s is identified.
12	Auto Negotiation Enable	Read/Write	1	0 - disable auto negotiation 1 - enable auto negotiation
11	Power Down	Read/Write	0	When set to 1, the GTX transceiver is placed in a low power state. This bit requires a reset (bit 15) to clear. 0 - normal operation 1 - power down
10	Isolate	Read/Write	0	0 - normal operation 1 - electrically isolate the PHY
9	Restart Auto Negotiation	Read/Write self clearing	0	0 - normal operation 1 - restart auto negotiation process
8	Duplex Mode	Returns 1	1	Always returns 1 for this bit to signal full duplex mode.
7	Collision Test	Returns 0	0	Always returns 0 for this bit to disable COL test.
6	Speed Selection (MSB)	Returns 1	1	Always returns 1 for this bit. Along with bit 13, speed selection of 1000 Mb/s is identified.
5	Unidirectional Enable	Read/Write	0	Enable transmit regardless of whether a valid link has been established.
0 - 4	Reserved	Returns 0s	0x0	Always return zeros.

Table 80 shows the Hard TEMAC Internal 1000BASE-X PCS/PMA Management Status Register bit definitions.

Table 80: 1000BASE-X Management Status Register (Register 1) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	100BASE-T4	Returns 0	0	Always returns a 0 for this bit because 100BASE-T4 is not supported.
14	100BASE-X Full Duplex	Returns 0	0	Always returns a 0 for this bit because 100BASE-X full duplex is not supported.
13	100BASE-X Half Duplex	Returns 0	0	Always returns a 0 for this bit because 100BASE-X half duplex is not supported.
12	10 Mb/s Full Duplex	Returns 0	0	Always returns a 0 for this bit because 10 Mb/s full duplex is not supported.
11	10 Mb/s Half Duplex	Returns 0	0	Always returns a 0 for this bit because 10 Mb/s half duplex is not supported.
10	100BASE-T2 Full Duplex	Returns 0	0	Always returns a 0 for this bit because 100BASE-T2 full duplex is not supported.
9	100BASE-T2 Half Duplex	Returns 0	0	Always returns a 0 for this bit because 100BASE-T2 half duplex is not supported.
8	Extended Status	Returns 1	1	Always returns a 1 for this bit indicating the presence of the extended register (register 15).

Table 80: 1000BASE-X Management Status Register (Register 1) Bit Definitions (Cont'd)

Bit(s)	Name	Core Access	Reset Value	Description
7	Unidirectional Ability	Returns 1	1	Always returns a 1.
6	MF Preamble Suppression	Returns 1	1	Always returns a 1 for this bit to indicate the support of management frame preamble suppression.
5	Auto Negotiation Complete	Read	0	0 - auto negotiation process not completed 1 - auto negotiation process complete
4	Remote Fault	Read only self clearing on read	0	0 - no remote fault condition detected 1 - remote fault condition detected
3	Auto Negotiation Ability	Returns 1	1	Always returns a 1 for this bit indicating that the PHY is capable of auto negotiation.
2	Link Status	Read only self clearing on read	0	0 - PHY Link is down 1 - PHY Link is up
1	Jabber Detect	Returns 0	0	Always returns a 0 for this bit because no jabber detect is supported.
0	Extended Capability	Returns 0	0	Always returns a 0 for this bit because no extended register set is supported.

Table 81 shows the first Hard TEMAC Internal 1000BASE-X PCS/PMA Management PHY Identifier Register bit definitions.

Table 81: 1000BASE-X Management PHY Identifier (Register 2) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
0 - 15	OUI	Read	returns OUI (3-18) 0x0028	Organizationally Unique Identifier (OUI) from IEEE is 0x000A35.

Table 82 shows the second Hard TEMAC Internal 1000BASE-X PCS/PMA Management PHY Identifier Register bit definitions.

Table 82: 1000BASE-X Management PHY Identifier (Register 3) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
10 - 15	OUI	Read	returns OUI (19-24) 0x0035	Organizationally Unique Identifier (OUI) from IEEE is 0x000A35.
30	MMN	Returns 0	0	Manufacturer's Model Number. Always returns 0s.
29	Revision	Returns 0	0	Revision Number. Always returns 0s.

Table 83 shows the Hard TEMAC Internal 1000BASE-X PCS/PMA Management Auto Negotiation Advertisement Register bit definitions.

Table 83: 1000BASE-X Management Auto Negotiation Advertisement Register (Register 4) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	Next Page	Read/Write	0	0 - next page functionality is not advertised 1 - next page functionality is advertised
14	Reserved	Returns 0s	0	Always return zeros.

Table 83: 1000BASE-X Management Auto Negotiation Advertisement Register (Register 4) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
12 - 13	Remote Fault	Read/Write self clearing after auto negotiation	0x0	00 - no error 01 - offline 10 - link failure 11 - auto negotiation error
9 - 11	Reserved	Returns 0s	0x0	Always return zeros.
7 - 8	Pause	Read/write	0x3	00 - No pause 01 - Symmetric pause 10 - Asymmetric pause towards link partner 11 - both symmetric pause and asymmetric pause towards link partner
6	Half Duplex	Returns 0	0	Always return zeros because half duplex is not supported.
5	Full Duplex	Read/Write	1	0 - full duplex mode is not advertised 1 - full duplex mode is advertised
0 - 4	Reserved	Returns 0s	0x0	Always return zeros.

Table 84 shows the Hard TEMAC Internal 1000BASE-X PCS/PMA Management Auto negotiation Link Partner Ability Base Register bit definitions.

Table 84: 1000BASE-X Management Auto negotiation Link Partner Ability Base Register (Register 5) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	Next Page	Read	0	0 - next page functionality is not supported 1 - next page functionality is supported
14	Acknowledge	Read	0	Used by the auto negotiation function to indicate reception of a link partner's base or next page.
12 - 13	Remote Fault	Read/	0x0	00 - no error 01 - offline 10 - link failure 11 - auto negotiation error
9 - 11	Reserved	Returns 0s	0x0	Always return zeros.
7 - 8	Pause	Read	0x	00 - no pause 01 - asymmetric pause supported 10 - symmetric pause supported 11 - both symmetric pause and asymmetric pause supported
6	Half Duplex	Read	0	0 - half duplex mode is not supported 1 - half duplex mode is supported
5	Full Duplex	Read/	0	0 - full duplex mode is not supported 1 - full duplex mode is supported
0 - 4	Reserved	Returns 0s	0x0	Always return zeros.

Table 85 shows the Hard TEMAC Internal 1000BASE-X PCS/PMA Management Auto negotiation Expansion Register bit definitions.

Table 85: 1000BASE-X Management Auto Negotiation Expansion Register (Register 6) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
3 - 15	Reserved	Returns 0s	0x0	Always return zeros.
2	Next Page Able	Returns 1	1	Always returns a 1 for this bit because the device is Next Page Able.
1	Page Received	Read self clearing on read	0	0 - a new page is not received 1 - a new page is received
0	Reserved	Returns 0s	0	Always return zeros.

Table 86 shows the Hard TEMAC Internal 1000BASE-X PCS/PMA Management Auto Negotiation Next Page Transmit Register bit definitions.

Table 86: 1000BASE-X Management Auto Negotiation Next Page Transmit Register (Register 7) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	Next Page	Read/Write	0	0 - last page 1 - additional next page(s) to follow
14	Reserved	Returns 0s	0	Always return zeros.
13	Message Page	Read/Write	1	0 - unformatted page 1 - message page
12	Acknowledge 2	Read/Write	0	0 - cannot comply with message 1 - complies with message
11	Toggle	Read	0	Value toggles between subsequent pages.
0 - 10	Message or unformatted Code Field	Read/Write	0x001 (null message code)	Message code field or unformatted page encoding as dictated by bit 13.

Table 87 shows the Hard TEMAC Internal 1000BASE-X PCS/PMA Management Auto Negotiation Next Page Receive Register bit definitions.

Table 87: 1000BASE-X Management Auto Negotiation Next Page Receive Register (Register 8) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	Next Page	Read	0	0 - last page 1 - additional next page(s) to follow
14	Acknowledge	Read	0	Used by auto negotiation function to indicate reception of a link partner's base or next page.
13	Message Page	Read	0	0 - unformatted page 1 - message page
12	Acknowledge 2	Read	0	0 - cannot comply with message 1 - complies with message
11	Toggle	Read	0	Value toggles between subsequent pages.
0 - 10	Message or unformatted Code Field	Read	0x0 (null message code)	Message code field or unformatted page encoding as dictated by bit 13.

Table 88 shows the Hard TEMAC Internal 1000BASE-X PCS/PMA Management Extended Status Register bit definitions.

Table 88: 1000BASE-X Management Extended Status Register (Register 15) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	1000BASE-X Full Duplex	Returns 1	1	Always returns a 1 for this bit because 1000BASE-X full duplex is supported.
14	1000BASE-X Half Duplex	Returns 0	0	Always returns a 1 for this bit because 1000BASE-X half duplex is not supported.
13	1000BASE-T Full Duplex	Returns 0	0	Always returns a 1 for this bit because 1000BASE-T full duplex is not supported.
12	1000BASE-T Half Duplex	Returns 0	0	Always returns a 1 for this bit because 1000BASE-T half duplex is not supported.
0 - 11	Reserved	Returns 0s	0x0	Always return zeros.

Table 89 shows the Hard TEMAC Internal 1000BASE-X PCS/PMA Management Auto Negotiation Interrupt Control Register bit definitions.

Table 89: 1000BASE-X Management Auto Negotiation Interrupt Control Register (Register 16) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
2 - 15	Reserved	Returns 0s	0	Always returns zeros.
1	Interrupt Status	Read/Write	0	If the interrupt is enabled, this bit is asserted upon the completion of an auto negotiation cycle; it is only cleared by writing 0 to this bit. If the interrupt is disabled, this bit is set to 0. This is the auto negotiation complete interrupt. 0 - interrupt is asserted 1 - interrupt is not asserted
0	Interrupt Enable	Read/Write	1	0 - interrupt is disabled 1 - interrupt is enabled

Table 90 shows the Hard TEMAC Internal 1000BASE-X PCS/PMA Management Loopback Control Register bit definitions.

Table 90: 1000BASE-X Management Loopback Control Register (Register 17) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
1 - 15	Reserved	Returns 0s	0	Always return zeros.
0	Loopback Position	Read/Write	0	Loopback is enabled or disabled using register 0 bit 14. 0 - loopback (when enabled) occurs directly before the interface to the GTX transceiver 1 - loopback (when enabled) occurs in the GTX transceiver

Soft TEMAC Implementations

Introduction to Physical Interfaces

The soft TEMAC implementation is independent of, and can connect to, any type of physical layer device. AXI Ethernet provides additional circuitry around the soft TEMAC to allow easy use of two of the most common physical layer device interfaces. Because the soft TEMAC uses more logic and clock resources than a Hard TEMAC implementation, it is less likely that multiple channels are used in one device. See [Table 3](#) to [Table 6](#) for supported voltages with the different device families.

Media Independent Interface (MII)

The Media Independent Interface (MII), defined in IEEE 802.3 clause 22, is a parallel interface that connects at 10-Mb/s and/or 100-Mb/s to external PHY devices. See [\[Ref 10\]](#) for an equivalent diagram of the clock management scheme. When the parameter `C_INCLUDE_IO = 0`, any IBUFGs, IBUFS, OBUFGs, BUFGs, BUFIOs, and BUFRs are not used.

Soft TEMAC MII Constraints

See [\[Ref 8\]](#) for an overview of the various constraints used.

Gigabit Media Independent Interface (GMII)

The Gigabit Media Independent Interface (GMII), defined in IEEE 802.3 clause 35, is an extension of the MII used to connect at 1-Gb/s to the PHY devices. MII can be considered a subset of GMII, and as a result, GMII/MII together can carry Ethernet traffic at 10 Mb/s, 100 Mb/s, and 1 Gb/s. When the GMII interface is selected with parameters for AXI Ethernet, a GMII/MII interface is used which is capable of all three Ethernet speeds. See [\[Ref 10\]](#) for an equivalent diagram of the clock management scheme. When the parameter `C_INCLUDE_IO = 0`, any IBUFGs, IBUFS, OBUFGs, BUFGs, BUFIOs, BUFIO2s, BUFRs, ODDRs, ODDR2s, IODELAY2s, and IODELAYs are not used.

Soft TEMAC GMII Constraints

See [\[Ref 8\]](#) for an overview of the various constraints used.

Reduced Gigabit Media Independent Interface (RGMII)

The Reduced Gigabit Media Independent Interface (RGMII) is an alternative to the GMII/MII. RGMII achieves a 50% reduction in the pin count compared with GMII, and is therefore favored over GMII/MII by PCB designers. This is achieved with the use of double-data-rate (DDR) flip-flops. RGMII can carry Ethernet traffic at 10 Mb/s, 100 Mb/s, and 1 Gb/s. For more information on RGMII, see *Hewlett-Packard RGMII Specification, version 2.0*.

Soft TEMAC RGMII Constraints

See [\[Ref 8\]](#) for an overview of the various constraints used.

Serial Gigabit Media Independent Interface (SGMII)

The Serial-GMII (SGMII) is an alternative interface to the GMII/MII that converts the parallel interface of the GMII into a serial format. This radically reduces the I/O count and is therefore often favored by PCB designers. This is achieved by using a GTP transceiver. SGMII can carry Ethernet traffic at 10 Mb/s, 100 Mb/s, and 1 Gb/s.

The SGMII physical interface was defined by Cisco Systems, Inc. The data signals operate at a rate of 1.25 Gb/s. Differential pairs are used to provide signal integrity and minimize noise. The sideband clock signals defined in the specification are not implemented in AXI Ethernet. Instead, the GTP transceiver is used to transmit and receive the differential data at the required rate using clock data recovery. For more information on SGMII, see the *Serial GMII Specification v1.7*.

Soft TEMAC SGMII Constraints

See [\[Ref 8\]](#) for an overview of the various constraints used.

SGMII Auto-Negotiation

The external SGMII capable PHY device performs auto negotiation with its link partner on the PHY Link (Ethernet bus) resolving operational speed and duplex mode and then in turn performs a secondary auto negotiation with the GTP transceiver across the SGMII Link. This transfers the results of the PHY with Link Partner auto negotiation across the SGMII to the AXI Ethernet.

The results of the SGMII auto negotiation can be read from the SGMII Management Auto negotiation Link Partner Ability Base Register ([Table 97, page 110](#)). The duplex mode and speed of AXI Ethernet should then be set to match (see [TEMAC Receive Configuration Word 1 \(RCW1\) Register - Offset 0x0000_0404, page 36](#), [TEMAC Transmit Configuration \(TC\) Register - Offset 0x0000_0408, page 38](#), and [TEMAC Ethernet MAC Mode Configuration \(EMMC\) Register - Offset 0x0000_0410, page 40](#)).

There are two methods that can be used to learn of the completion of an auto negotiation cycle:

1. Polling the auto negotiation complete bit of SGMII Management Status Register (Register 1, bit 5 [Table 67, page 95](#)).
2. Using the auto negotiation complete interrupt ([Interrupt Status Register \(IS\) - Offset 0x0000_000C, page 21](#) and SGMII Management Auto Negotiation Interrupt Control Register, [Table 102, page 112](#)).

Loopback

Unlike the hard TEMAC, there is only one possible loopback position:

- **Loopback in the Soft TEMAC silicon component.** When placed into loopback, data is routed from the transmitter to the receiver path at the last possible point in the PCS/PMA sublayer. This is immediately before the GTP transceiver interface. When placed into loopback, a constant stream of Idle code groups is transmitted through the GTP transceiver. Loopback in this position allows test frames to be looped back within the system without allowing them to be received by the link partner (the device connected on the other end of the Ethernet. The transmission of Idles allows the link partner to remain in synchronization so that no fault is reported.

Loopback can be enabled or disabled by writing to the SGMII Management Control Register bit 14 ([Table 92, page 108](#)).

Internal SGMII Management Registers

Registers 0 through 15 are defined in IEEE 802.3. These registers contain information relating to the operation of the SGMII PCS sublayer, including the status of both the SGMII Link and the physical Ethernet link (PHY Link). Additionally, these registers are directly involved in the operation of the SGMII auto negotiation function which occurs between AXI Ethernet and the external PHY device (typically a tri-speed BASE-T PHY). These registers are accessed through the MII Management interface ([Using the Address Filters, page 56](#)). These registers are only valid when using the SGMII PHY interface.

Table 91: Internal SGMII Management Registers

Register Name	Register Address (REGAD)
SGMII Control Register (Register 0)	0
SGMII Status Register (Register 1)	1
SGMII PHY Identifier (Register 2 and 3)	2,3
SGMII Auto Negotiation Advertisement Register (Register 4)	4

Table 91: Internal SGMII Management Registers (Cont'd)

Register Name	Register Address (REGAD)
SGMII Auto Negotiation Link Partner Ability Base Register (Register 5)	5
SGMII Auto Negotiation Expansion Register (Register 6)	6
SGMII Auto Negotiation Next Page Transmit Register (Register 7)	7
SGMII Auto Negotiation Next Page Receive Register (Register 8)	8
SGMII Extended Status Register (Register 15)	15
SGMII Vendor Specific Register: Auto Negotiation Interrupt Control Register (Register 16)	16

Table 92 shows the Hard TEMAC Internal SGMII PCS Management Control Register bit definitions.

Table 92: SGMII Management Control Register (Register 0) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	Reset	Read/Write self clearing	0	0 - normal operation 1 - PCS/PMA reset
14	Loopback	Read/Write	0	0 - disable loopback mode 1 - enable loopback mode
13	Speed Selection (LSB)	Returns 0	0	Always returns 0 for this bit. Along with bit 6, speed selection of 1000 Mb/s is identified.
12	Auto Negotiation Enable	Read/Write	1	0 - disable auto negotiation 1 - enable auto negotiation
11	Power Down	Read/Write	0	When set to 1, the GTX transceiver is placed in a low power state. This bit requires a reset (bit 15) to clear. 0 - normal operation 1 - power down
10	Isolate ⁽¹⁾	Read/Write	1	0 - normal operation 1 - electrically isolate the PHY
9	Restart Auto Negotiation	Read/Write self clearing	0	0 - normal operation 1 - restart auto negotiation process
8	Duplex Mode	Returns 1	1	Always returns 1 for this bit to signal full duplex mode.
7	Collision Test	Returns 0	0	Always returns 0 for this bit to disable COL test.
6	Speed Selection (MSB)	Returns 1	1	Always returns 1 for this bit. Along with bit 13, speed selection of 1000 Mb/s is identified.
5	Unidirectional Enable	Read/Write	0	Enable transmit regardless of whether a valid link has been established.
0 - 4	Reserved	Returns 0s	0x0	Always return zeros.

Notes:

- When using the SGMII Soft TEMAC core (C_TYPE = 1 and C_PHY_TYPE = 4), set the isolate bit to zero (Control Register 0 bit 10). The core is not operational until this is completed.

Table 93 shows the Soft TEMAC Internal SGMII PCS Management Status Register bit definitions.

Table 93: SGMII Management Status Register (Register 1) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	100BASE-T4	Returns 0	0	Always returns a 0 for this bit because 100BASE-T4 is not supported.
14	100BASE-X Full Duplex	Returns 0	0	Always returns a 0 for this bit because 100BASE-X full duplex is not supported.
13	100BASE-X Half Duplex	Returns 0	0	Always returns a 0 for this bit because 100BASE-X half duplex is not supported.
12	10 Mb/s Full Duplex	Returns 0	0	Always returns a 0 for this bit because 10 Mb/s full duplex is not supported.
11	10 Mb/s Half Duplex	Returns 0	0	Always returns a 0 for this bit because 10 Mb/s half duplex is not supported.
10	100BASE-T2 Full Duplex	Returns 0	0	Always returns a 0 for this bit because 100BASE-T2 full duplex is not supported.
9	100BASE-T2 Half Duplex	Returns 0	0	Always returns a 0 for this bit because 100BASE-T2 half duplex is not supported.
8	Extended Status	Returns 1	1	Always returns a 1 for this bit indicating the presence of the extended register (register 15).
7	Unidirectional Ability	Returns 1	1	Always returns a 1.
6	MF Preamble Suppression	Returns 1	1	Always returns a 1 for this bit to indicate the support of management frame preamble suppression.
5	Auto Negotiation Complete	Read	0	0 - auto negotiation process not completed 1 - auto negotiation process complete
4	Remote Fault	Read only self clearing on read	0	0 - no remote fault condition detected 1 - remote fault condition detected
3	Auto Negotiation Ability	Returns 1	1	Always returns a 1 for this bit indicating that the PHY is capable of auto negotiation.
2	Link Status	Read only self clearing on read	0	0 - PHY Link is down 1 - PHY Link is up
1	Jabber Detect	Returns 0	0	Always returns a 0 for this bit because no jabber detect is supported.
0	Extended Capability	Returns 0	0	Always returns a 0 for this bit because no extended register set is supported.

Table 94 shows the first Soft TEMAC Internal SGMII PCS Management PHY Identifier Register bit definitions.

Table 94: SGMII Management PHY Identifier (Register 2) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
0 - 15	OUI	Read	0x0000	Organizationally Unique Identifier (OUI).

Table 95 shows the second Soft TEMAC Internal SGMII PCS Management PHY Identifier Register bit definitions.

Table 95: SGMII Management PHY Identifier (Register 3) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
10 - 15	OUI	Read	000000	Organizationally Unique Identifier (OUI).
4-9	MMN	Returns 0	000000	Manufacturer's Model Number. Always returns 0s.
0-3	Revision	Returns 0	0000	Revision Number. Always returns 0s.

Table 96 shows the Soft TEMAC Internal SGMII PCS Management Auto Negotiation Advertisement Register bit definitions.

Table 96: SGMII Management Auto Negotiation Advertisement Register (Register 4) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
0 - 15	All bits	Read	0x0001	SGMII defined value sent from the MAC to the PHY.

Table 97 shows the Soft TEMAC Internal SGMII PCS Management Auto negotiation Link Partner Ability Base Register bit definitions.

Table 97: SGMII Management Auto Negotiation Link Partner Ability Base Register (Register 5) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	PHY Link Status	Read	1	This refers to the link status of the PHY with its Link Partner across the medium. 0 - Link Down 1 - Link Up
14	Acknowledge	Read	0	Used by Auto-negotiation function to indicate reception of a link partner's base or next page
13	Reserved	Returns 0	0	Always return zero.
12	Duplex Mode	Read	0	1 = Full Duplex 0 = Half Duplex
10-11	Speed	Read	00	00 - Reserved 01 - 1000 Mb/s 10 - 100 Mb/s 11 - 10 Mb/s
1-9	Reserved	Returns 0s	000000000	Always return zeros.
0	Reserved	Returns 1	1	Always return one.

Table 98 shows the Soft TEMAC Internal SGMII PCS Management Auto negotiation Expansion Register bit definitions.

Table 98: SGMII Management Auto Negotiation Expansion Register (Register 6) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
3 - 15	Reserved	Returns 0s	0x0	Always return zeros.
2	Next Page Able	Returns 1	1	Always returns a 1 for this bit because the device is Next Page Able.
1	Page Received	Read self clearing on read	0	0 - a new page is not received 1 - a new page is received
0	Reserved	Returns 0s	0	Always return zeros.

Table 99 shows the Soft TEMAC Internal SGMII PCS Management Auto Negotiation Next Page Transmit Register bit definitions.

Table 99: SGMII Management Auto Negotiation Next Page Transmit Register (Register 7) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	Next Page	Read/write	0	0 - last page 1 - additional next page(s) to follow
14	Reserved	Returns 0s	0	Always return zeros.
13	Message Page	Read/Write	1	0 - unformatted page 1 - message page
12	Acknowledge 2	Read/Write	0	0 - cannot comply with message 1 - complies with message
11	Toggle	Read	0	Value toggles between subsequent pages.
0 - 10	Message or unformatted Code Field	Read/Write	0x001 (null message code)	Message code field or unformatted page encoding as dictated by bit 13.

Table 100 shows the Soft TEMAC Internal SGMII PCS Management Auto Negotiation Next Page Receive Register bit definitions.

Table 100: SGMII Management Auto Negotiation Next Page Receive Register (Register 8) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	Next Page	Read	0	0 - last page 1 - additional next page(s) to follow
14	Acknowledge	Read	0	Used by auto negotiation function to indicate reception of a link partner's base or next page.
13	Message Page	Read	0	0 - unformatted page 1 - message page
12	Acknowledge 2	Read	0	0 - cannot comply with message 1 - complies with message
11	Toggle	Read	0	Value toggles between subsequent pages.
0 - 10	Message or unformatted Code Field	Read	0x0 (null message code)	Message code field or unformatted page encoding as dictated by bit 13.

Table 101 shows the Soft TEMAC Internal SGMII PCS Management Extended Status Register bit definitions.

Table 101: SGMII Management Extended Status Register (Register 15) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	1000BASE-X Full Duplex	Returns 1	1	Always returns a 1 for this bit because 1000BASE-X full duplex is supported.
14	1000BASE-X Half Duplex	Returns 0	0	Always returns a 1 for this bit because 1000BASE-X half duplex is not supported.
13	1000BASE-T Full Duplex	Returns 0	0	Always returns a 1 for this bit because 1000BASE-T full duplex is not supported.
12	1000BASE-T Half Duplex	Returns 0	0	Always returns a 1 for this bit because 1000BASE-T half duplex is not supported.
0 - 11	Reserved	Returns 0s	0x0	Always return zeros.

Table 102 shows the Soft TEMAC Internal SGMII PCS Management Auto Negotiation Interrupt Control Register bit definitions.

Table 102: SGMII Management Auto Negotiation Interrupt Control Register (Register 16) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
2 - 15	Reserved	Returns 0s	0	Always return zeros.
1	Interrupt Status	Read/Write	0	If the interrupt is enabled, this bit is asserted upon the completion of an auto negotiation cycle; it is only cleared by writing 0 to this bit. If the interrupt is disabled, this bit is set to 0. This is the auto negotiation complete interrupt. 0 - interrupt is asserted 1 - interrupt is not asserted
0	Interrupt Enable	Read/Write	1	0 - interrupt is disabled 1 - interrupt is enabled

1000BASE-X PCS/PMA

PCS/PMA

The Physical Coding Sublayer (PCS) for 1000BASE-X operation is defined in IEEE 802.3 clause 36 and 37 and performs the following:

- Encoding (and decoding) of GMII data octets to form a sequence of ordered sets
- 8B/10B encoding (and decoding) of the sequence ordered sets
- 1000BASE-X Auto-Negotiation for information exchange with the link partner

The Physical Medium Attachment (PMA) for 1000BASE-X operation is defined in IEEE 802.3 clause 36 and performs the following:

- Serialization (and de serialization) of code-groups for transmission (and reception) on the underlying serial PMD sublayer
- Recovery of clock from the 8B/10B coded data supplied by the PMD sublayer

1000BASE-X PCS/PMA functionality is provided by connecting the Soft TEMAC silicon component to a GTP transceiver.

PMD

The Physical Medium Dependent (PMD) sublayer is defined in IEEE 802.3 clause 38 for 1000BASE-LX and 1000BASE-SX (long and short wave laser). This type of PMD sublayer is provided by the external GBIC or SFP optical transceiver which should be connected directly to the ports of the GTX transceiver.

Soft TEMAC 1000BASE-X Constraints

See [Ref 8] for an overview of the various constraints used.

1000BASE-X Auto-Negotiation

1000BASE-X auto negotiation is described in IEEE Std 802.3, clause 37. This function allows a device to advertise the supported modes of operation to a device at the remote end of a link segment (the link partner on Ethernet), and detect corresponding operational modes advertised by the link partner. The results of the auto negotiation can be read from the 1000BASE-X Management Auto negotiation Link Partner Ability Base Register (Table 109). The duplex mode and speed of the AXI Ethernet should then be set to match (see TEMAC Receive Configuration Word 1 (RCW1) Register - Offset 0x0000_0404, TEMAC Transmit Configuration (TC) Register - Offset 0x0000_0408, and TEMAC Ethernet MAC Mode Configuration (EMMC) Register - Offset 0x0000_0410).

There are two methods that can be used to learn of the completion of an auto negotiation cycle:

1. By polling the auto negotiation complete bit of 1000BASE-X Management Status Register (Register 1, bit 5 [Table 80](#)).
2. By using the auto negotiation complete interrupt ([Interrupt Status Register \(IS\) - Offset 0x0000_000C, page 21](#) and 1000BASE-X Management Auto Negotiation Interrupt Control Register [Table 114, page 118.](#))

Loopback

Unlike the hard TEMAC, there is only one possible loopback position:

- **Loopback in the Soft TEMAC silicon component.** When placed into loopback, data is routed from the transmitter to the receiver path at the last possible point in the PCS/PMA sublayer. This is immediately before the GTP transceiver interface. When placed into loopback, a constant stream of Idle code groups is transmitted through the GTP transceiver. Loopback in this position allows test frames to be looped back within the system without allowing them to be received by the link partner (the device connected on the other end of the Ethernet. The transmission of Idles allows the link partner to remain in synchronization so that no fault is reported.

Loopback can be enabled or disabled by writing to the 1000BASE-X Management Control Register bit 14 ([Table 104, page 114](#)).

Internal 1000BASE-X PCS/PMA Management Registers

Registers 0 through 15 are defined in IEEE 802.3. These registers contain information relating to the operation of the 1000BASE-X PCS/PMA sublayer, including the status of the physical Ethernet link (PHY Link). Additionally, these registers are directly involved in the operation of the 1000BASE-X auto negotiation function which occurs between AXI Ethernet and its link partner, the Ethernet device connected at the far end of the PHY Link. These registers are accessed through the MII Management interface ([Using the Address Filters, page 56](#)). These registers are only valid when using the 1000BASE-X PHY interface. When using 1000BASE-X, AXI Ethernet is typically connected to an external optical transceiver device such as a GBIC or SFP transceiver.

Table 103: Internal 1000BASE-X PCS/PMA Management Registers

Register Name	Register Address (REGAD)
Control Register (Register 0)	0
Status Register (Register 1)	1
PHY Identifier (Register 2 and 3)	2,3
Auto Negotiation Advertisement Register (Register 4)	4
Auto Negotiation Link Partner Ability Base Register (Register 5)	5
Auto Negotiation Expansion Register (Register 6)	6
Auto Negotiation Next Page Transmit Register (Register 7)	7
Auto Negotiation Next Page Receive Register (Register 8)	8
Extended Status Register (Register 15)	15
Vendor Specific Register: Auto Negotiation Interrupt Control Register (Register 16)	16
Vendor Specific Register: Loopback Control Register (Register 17)	17

Table 104 shows the Soft TEMAC Internal 1000BASE-X PCS/PMA Management Control Register bit definitions.

Table 104: 1000BASE-X Management Control Register (Register 0) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	Reset	Read/Write self clearing	0	0 - normal operation 1 - PCS/PMA reset
14	Loopback	Read/Write	0	0 - disable loopback mode 1 - enable loopback mode
13	Speed Selection (LSB)	Returns 0	0	Always returns 0 for this bit. Along with bit 6, speed selection of 1000 Mb/s is identified.
12	Auto Negotiation Enable	Read/Write	1	0 - disable auto negotiation 1 - enable auto negotiation
11	Power Down	Read/Write	0	When set to 1, the GTX transceiver is placed in a low power state. This bit requires a reset (bit 15) to clear. 0 - normal operation 1 - power down
10	Isolate ⁽¹⁾	Read/Write	1	0 - normal operation 1 - electrically isolate the PHY
9	Restart Auto Negotiation	Read/Write self clearing	0	0 - normal operation 1 - restart auto negotiation process
8	Duplex Mode	Returns 1	1	Always returns 1 for this bit to signal full duplex mode.
7	Collision Test	Returns 0	0	Always returns 0 for this bit to disable COL test.
6	Speed Selection (MSB)	Returns 1	1	Always returns 1 for this bit. Along with bit 13, speed selection of 1000 Mb/s is identified.
5	Unidirectional Enable	Read/Write	0	Enable transmit regardless of whether a valid link has been established.
0 - 4	Reserved	Returns 0s	0x0	Always returns zeros.

1. When using the 1000Base-X Soft TEMAC core (C_TYPE = 1 and C_PHY_TYPE = 5), set the isolate bit to zero (Control Register 0 bit 10). The core is not operational until this is completed.

Table 105 shows the Soft TEMAC Internal 1000BASE-X PCS/PMA Management Status Register bit definitions.

Table 105: 1000BASE-X Management Status Register (Register 1) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	100BASE-T4	Returns 0	0	Always returns a 0 for this bit because 100BASE-T4 is not supported.
14	100BASE-X Full Duplex	Returns 0	0	Always returns a 0 for this bit because 100BASE-X full duplex is not supported.
13	100BASE-X Half Duplex	Returns 0	0	Always returns a 0 for this bit because 100BASE-X half duplex is not supported.
12	10 Mb/s Full Duplex	Returns 0	0	Always returns a 0 for this bit because 10 Mb/s full duplex is not supported.
11	10 Mb/s Half Duplex	Returns 0	0	Always returns a 0 for this bit because 10 Mb/s half duplex is not supported.
10	100BASE-T2 Full Duplex	Returns 0	0	Always returns a 0 for this bit because 100BASE-T2 full duplex is not supported.
9	100BASE-T2 Half Duplex	Returns 0	0	Always returns a 0 for this bit because 100BASE-T2 half duplex is not supported.

Table 105: 1000BASE-X Management Status Register (Register 1) Bit Definitions (Cont'd)

Bit(s)	Name	Core Access	Reset Value	Description
8	Extended Status	Returns 1	1	Always returns a 1 for this bit indicating the presence of the extended register (register 15).
7	Unidirectional Ability	Returns 1	1	Always returns a 1.
6	MF Preamble Suppression	Returns 1	1	Always returns a 1 for this bit to indicate the support of management frame preamble suppression.
5	Auto Negotiation Complete	Read	0	0 - auto negotiation process not completed 1 - auto negotiation process complete
4	Remote Fault	Read only self clearing on read	0	0 - no remote fault condition detected 1 - remote fault condition detected
3	Auto Negotiation Ability	Returns 1	1	Always returns a 1 for this bit indicating that the PHY is capable of auto negotiation.
2	Link Status	Read only self clearing on read	0	0 - PHY Link is down 1 - PHY Link is up
1	Jabber Detect	Returns 0	0	Always returns a 0 for this bit because no jabber detect is supported.
0	Extended Capability	Returns 0	0	Always returns a 0 for this bit because no extended register set is supported.

Table 106 shows the first Soft TEMAC Internal 1000BASE-X PCS/PMA Management PHY Identifier Register bit definitions.

Table 106: 1000BASE-X Management PHY Identifier (Register 2) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
0 - 15	OUI	Read	returns OUI (3-18) 0x0028	Organizationally Unique Identifier (OUI) from IEEE is 0x000A35.

Table 107 shows the second Soft TEMAC Internal 1000BASE-X PCS/PMA Management PHY Identifier Register bit definitions.

Table 107: 1000BASE-X Management PHY Identifier (Register 3) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
10 - 15	OUI	Read	returns OUI (19-24) 0x0035	Organizationally Unique Identifier (OUI) from IEEE is 0x000A35.
30	MMN	Returns 0	0	Manufacturer's Model Number. Always returns 0s.
29	Revision	Returns 0	0	Revision Number. Always returns 0s.

Table 108 shows the Soft TEMAC Internal 1000BASE-X PCS/PMA Management Auto Negotiation Advertisement Register bit definitions.

Table 108: 1000BASE-X Management Auto Negotiation Advertisement Register (Register 4) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	Next Page	Read/Write	0	0 - next page functionality is not advertised 1 - next page functionality is advertised
14	Reserved	Returns 0s	0	Always return zeros.
12 - 13	Remote Fault	Read/Write self clearing after auto negotiation	0x0	00 - no error 01 - offline 10 - link failure 11 - auto negotiation error
9 - 11	Reserved	Returns 0s	0x0	Always return zeros.
7 - 8	Pause	Read/write	0x3	00 - No pause 01 - Symmetric pause 10 - Asymmetric pause towards link partner 11 - both symmetric pause and asymmetric pause towards link partner
6	Half Duplex	Returns 0	0	Always return zeros because half duplex is not supported.
5	Full Duplex	Read/Write	1	0 - full duplex mode is not advertised 1 - full duplex mode is advertised
0 - 4	Reserved	Returns 0s	0x0	Always return zeros.

Table 109 shows the Soft TEMAC Internal 1000BASE-X PCS/PMA Management Auto negotiation Link Partner Ability Base Register bit definitions.

Table 109: 1000BASE-X Management Auto Negotiation Link Partner Ability Base Register (Register 5) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	Next Page	Read	0	0 - next page functionality is not supported 1 - next page functionality is supported
14	Acknowledge	Read	0	Used by the auto negotiation function to indicate reception of a link partner's base or next page.
12 - 13	Remote Fault	Read	0x0	00 - no error 01 - offline 10 - link failure 11 - auto negotiation error
9 - 11	Reserved	Returns 0s	0x0	Always return zeros.
7 - 8	Pause	Read	0x	00 - no pause 01 - asymmetric pause supported 10 - symmetric pause supported 11 - both symmetric pause and asymmetric pause supported
6	Half Duplex	Read	0	0 - half duplex mode is not supported 1 - half duplex mode is supported
5	Full Duplex	Read	0	0 - full duplex mode is not supported 1 - full duplex mode is supported
0 - 4	Reserved	Returns 0s	0x0	Always return zeros.

Table 110 shows the Soft TEMAC Internal 1000BASE-X PCS/PMA Management Auto negotiation Expansion Register bit definitions.

Table 110: 1000BASE-X Management Auto Negotiation Expansion Register (Register 6) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
3 - 15	Reserved	Returns 0s	0x0	Always return zeros.
2	Next Page Able	Returns 1	1	Always returns a 1 for this bit because the device is Next Page Able.
1	Page Received	Read self clearing on read	0	0 - a new page is not received 1 - a new page is received
0	Reserved	Returns 0s	0	Always return zeros.

Table 111 shows the Soft TEMAC Internal 1000BASE-X PCS/PMA Management Auto Negotiation Next Page Transmit Register bit definitions.

Table 111: 1000BASE-X Management Auto Negotiation Next Page Transmit Register (Register 7) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	Next Page	Read/Write	0	0 - last page 1 - additional next page(s) to follow
14	Reserved	Returns 0s	0	Always return zeros.
13	Message Page	Read/Write	1	0 - unformatted page 1 - message page
12	Acknowledge 2	Read/Write	0	0 - cannot comply with message 1 - complies with message
11	Toggle	Read	0	Value toggles between subsequent pages.
0 - 10	Message or unformatted Code Field	Read/Write	0x001 (null message code)	Message code field or unformatted page encoding as dictated by bit 13.

Table 112 shows the Soft TEMAC Internal 1000BASE-X PCS/PMA Management Auto Negotiation Next Page Receive Register bit definitions.

Table 112: 1000BASE-X Management Auto Negotiation Next Page Receive Register (Register 8) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	Next Page	Read	0	0 - last page 1 - additional next page(s) to follow
14	Acknowledge	Read	0	Used by auto negotiation function to indicate reception of a link partner's base or next page.
13	Message Page	Read	0	0 - unformatted page 1 - message page
12	Acknowledge 2	Read	0	0 - cannot comply with message 1 - complies with message
11	Toggle	Read	0	Value toggles between subsequent pages.
0 - 10	Message or unformatted Code Field	Read	0x0 (null message code)	Message code field or unformatted page encoding as dictated by bit 13.

Table 113 shows the Soft TEMAC Internal 1000BASE-X PCS/PMA Management Extended Status Register bit definitions.

Table 113: 1000BASE-X Management Extended Status Register (Register 15) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
15	1000BASE-X Full Duplex	Returns 1	1	Always returns a 1 for this bit because 1000BASE-X full duplex is supported.
14	1000BASE-X Half Duplex	Returns 0	0	Always returns a 1 for this bit because 1000BASE-X half duplex is not supported.
13	1000BASE-T Full Duplex	Returns 0	0	Always returns a 1 for this bit because 1000BASE-T full duplex is not supported.
12	1000BASE-T Half Duplex	Returns 0	0	Always returns a 1 for this bit because 1000BASE-T half duplex is not supported.
0 - 11	Reserved	Returns 0s	0x0	Always return zeros.

Table 114 shows the Soft TEMAC Internal 1000BASE-X PCS/PMA Management Auto Negotiation Interrupt Control Register bit definitions.

Table 114: 1000BASE-X Management Auto Negotiation Interrupt Control Register (Register 16) Bit Definitions

Bit(s)	Name	Core Access	Reset Value	Description
2 - 15	Reserved	Returns 0s	0	Always return zeros.
1	Interrupt Status	Read/Write	0	If the interrupt is enabled, this bit is asserted upon the completion of an auto negotiation cycle; it is only cleared by writing 0 to this bit. If the interrupt is disabled, this bit is set to 0. This is the auto negotiation complete interrupt. 0 - interrupt is asserted 1 - interrupt is not asserted
0	Interrupt Enable	Read/Write	1	0 - interrupt is disabled 1 - interrupt is enabled

Design Implementation

Target Technology

The intended target technology are the FPGAs listed in the Supported Device Family field in the [LogiCORE IP Facts Table](#).

Device Utilization and Performance Benchmarks

Because the AXI Ethernet is a module that is used with other designs in the FPGA, the utilization and timing numbers reported in this section are estimates and can vary from the results reported here. AXI Ethernet benchmarks for GMII systems are shown in [Table 116](#) for a Kintex-7 FPGA, [Table 117](#) for a Virtex-6 FPGA. AXI Ethernet benchmarks for MII, GMII, SGMII, and 1000Base-X systems are shown in [Table 118](#) for a Spartan[®]-6 FPGA. Results shown are for testing in the ISE Design Suite.

Note: Resource numbers for Zynq-7000 devices are expected to be similar to 7 series device numbers.

Table 115: Virtex-7 FPGA Performance and Resource Utilization Benchmarks

Parameter Values									Device Resources							
C_(T,R)XMEM	C_(T,R)XCOSUM	C_TXVLAN_*	C_RXVLAN_*	C_MCAST_EXTEND	C_STATS	C_AVB	C_TYPE	C_PHY_TYPE	Slices	Flip- Flops	block RAMs (RAMB36E1/FIFO36E1)	LUTs	BUFGs	BUFIOs	BUFR	BUFGP
32768	0	0	1	1	1	0	1	1	2372	5254	21	4798	2	1	1	0
32768	0	1	1	1	1	0	1	1	2412	5392	21	4710	2	1	1	0
32768	0	0	0	0	0	1	1	1	2722	6242	21	5445	3	1	1	1
32768	0	0	0	0	1	1	1	1	2881	6478	21	5646	3	1	1	1
32768	1	0	0	0	1	1	1	1	3009	7116	21	6528	3	1	1	1
32768	2	0	0	0	1	1	1	1	3142	7489	21	6191	3	1	1	1

Table 116: Kintex-7 FPGA Performance and Resource Utilization Benchmarks

Parameter Values									Device Resources							
C_(T,R)XMEM	C_(T,R)XCOSUM	C_TXVLAN_*	C_RXVLAN_*	C_MCAST_EXTEND	C_STATS	C_AVB	C_TYPE	C_PHY_TYPE	Slices	Flip- Flops	block RAMs (RAMB36E1/FIFO36E1)	LUTs	BUFGs	BUFIOs	BUFRs	BUFGP
32768	0	0	1	1	1	0	1	1	2214	4877	26	4371	2	1	1	0
32768	0	1	1	1	1	0	1	1	2374	5254	26	4774	2	1	1	0
32768	0	0	0	0	0	1	1	1	2247	5392	26	4770	3	1	1	1
32768	0	0	0	0	1	1	1	1	2818	6242	26	5353	3	1	1	1
32768	1	0	0	0	1	1	1	1	3047	6478	26	5735	3	1	1	1
32768	2	0	0	0	1	1	1	1	3047	6850	26	6518	3	1	1	1
32768	0	0	0	0	1	1	1	4	3075	7117	26	6166	6	1	0	2
32768	2	0	0	0	1	1	1	4	3312	7489	26	6927	6	1	0	2
32768	0	0	0	0	1	1	1	5	2949	7031	26	6038	5	1	0	2
32768	0	0	0	0	1	1	1	5	3401	7389	26	6730	5	1	0	2

Table 117: Virtex-6 FPGA Performance and Resource Utilization Benchmarks

Parameter Values									Device Resources					
C_(T,R)XMEM	C_(T,R)XCSUM	C_TXVLAN_*	C_RXVLAN_*	C_MCAST_EXTEND	C_STATS	C_AVB	C_TYPE	C_PHY_TYPE	Slices	Flip- Flops	block RAMs (RAMB36E1/FIFO36E1)	LUTs	BUFGs	BUFRs
32768	0	0	1	1	1	0	1	1	1586	3729	3639	2903	1	1
32768	0	1	1	1	1	0	1	1	1812	3628	21	3688	1	1
32768	0	0	0	0	0	1	1	1	1845	3890	21	3639	1	1
32768	0	0	0	0	1	1	1	1	1975	4072	21	3729	1	1
32768	1	0	0	0	1	1	1	1	1959	4118	21	3638	1	1
32768	2	0	0	0	1	1	1	1	2081	4495	21	4104	1	1
32768	0	0	0	0	1	1	1	4	1363	2851	21	2632	1	1
32768	2	0	0	0	1	1	1	4	1720	3658	21	3337	1	1
32768	1	0	0	0	1	1	1	5	1879	3894	21	3623	1	1
32768	2	0	0	0	1	1	1	5	2095	4273	21	4419	1	1

Table 118: Spartan-6 FPGA Performance and Resource Utilization Benchmarks

Parameter Values									Device Resources					
C_(T,R)XMEM	C_(T,R)XCSUM	C_TXVLAN_*	C_RXVLAN_*	C_MCAST_EXTEND	C_STATS	C_AVB	C_TYPE	C_PHY_TYPE	Slices	Flip- Flops	block RAMs (RAMB36E1/FIFO36E1)	LUTs	BUFGs	BUFIOS
32768	0	0	1	1	1	0	1	1	2259	4866	46	4557	3	1
32768	0	1	1	1	1	0	1	1	2380	5248	49	5088	3	1
32768	0	0	0	0	0	1	1	1	2398	5379	44	4877	3	1
32768	0	0	0	0	1	1	1	1	2684	6229	44	5603	4	1
32768	1	0	0	0	1	1	1	1	2868	6469	44	5813	4	1
32768	2	0	0	0	1	1	1	1	3071	6837	44	6607	4	1
32768	0	0	0	0	1	1	1	4	3062	7035	44	6248	4	1
32768	2	0	0	0	1	1	1	4	3386	7403	44	7050	4	1
32768	1	0	0	0	1	1	1	5	2978	6918	44	6118	3	1
32768	2	0	0	0	1	1	1	5	3252	7277	44	6913	3	1

System Performance

To measure the system performance (F_{MAX}) of the AXI Ethernet core, a system was built in which it was added to each of the supported device families as the Device Under Test (DUT) as shown in Figure 76; the AXI DMA and AXI Ethernet represent the DUT block in Figure 76.

Because the AXI Ethernet core is used with other design modules in the FPGA, the utilization and timing numbers reported in this section are estimates only. When this core is combined with other designs in the system, the utilization of FPGA resources and timing of the core design can vary from the results reported here.




Figure 76: System Configuration with the AXI Ethernet as the DUT for All Supported Device Families

The target FPGA was then filled with logic to drive the LUT and block RAM utilization to approximately 70% and the I/O utilization to approximately 80%. Using the default tool options and the slowest speed grade for the target FPGA, the resulting target F_{MAX} numbers are shown in Table 119.

Table 119: System Performance

Target FPGA	Target F _{MAX} (MHz) AXI-Lite	Target F _{MAX} (MHz) AXI4	Target F _{MAX} (MHz) MicroBlaze
xc6slx45t ⁽¹⁾	90	120	80
xc6vlx240t ⁽²⁾	135	180	135

Notes:

1. Spartan-6 LUT utilization ~60%, block RAM utilization ~ 70%, I/O utilization ~80%, MicroBlaze no on AXI4 interconnect, AXI4 interconnect configured with a single clock of 120 MHz.
2. Virtex-6 LUT utilization ~ 70%, block RAM utilization ~ 70%, I/O utilization ~80%

The target F_{MAX} is influenced by the exact system and is provided for guidance. It is not a guaranteed value across all systems.

Specification Exceptions

The AXI Ethernet design has no exceptions to the IEEE Std 802.3-2002 specification mandatory requirements.

Reference Documents

Reference the change log for a list of the cores utilized in this design. The change log also identifies the version of the cores used and referenced throughout this document.

1. 7 Series FPGAs Overview, [DS180](#)
2. Virtex-6 Family Overview, [DS150](#)
3. Spartan-6 Family Overview, [DS160](#)
4. Vivado documentation [webpage](#)
5. ARM AMBA® AXI Protocol v2.0 Specification ([ARM IHI 0022C](#))
6. ARM AMBA® 4 AXI4-Stream Protocol v1.0 Specification ([ARM IHI 0051A](#))
7. AXI Interconnect IP Data Sheet, [UG768](#)
8. UG625 Constraints Guide
9. Answer Record [42753](#)
10. LogiCORE IP Tri-Mode Ethernet MAC [User Guide](#)
11. Virtex-6 FPGA Embedded Tri-Mode Ethernet MAC [User Guide](#)
12. 7 Series [documentation](#)
13. Virtex-6 [documentation](#)
14. Spartan-6 [documentation](#)

Support

Xilinx provides technical support for this LogiCORE product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled *DO NOT MODIFY*.

See the [Xilinx Solution Centers](#) for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

The Solution Center specific to the AXI Ethernet core is located at [Xilinx Ethernet IP Solution Center](#)

Ordering Information

This Xilinx LogiCORE IP module is provided under the terms of the [Xilinx Core License Agreement](#). The module is shipped as part of the Vivado Design Suite/ISE Design Suite. For full access to all core functionalities in simulation and in hardware, you must purchase a license for the core. Contact your local Xilinx sales representative for information on pricing and availability.

For more information, visit the AXI Ethernet [product web page](#).

Information about other Xilinx LogiCORE IP modules is available at the [Xilinx Intellectual Property](#) page. For information on pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your [local Xilinx sales representative](#).

Revision History

Date	Version	Revision
9/21/10	1.0	Xilinx Initial Release.
12/14/10	1.1	Updated for 12.4 release.
3/1/11	1.2.1	Updated for 13.1 release.
6/22/11	1.3	Updated for 13.2 release.
11/17/11	1.4	Updated Answer Record number.
04/24/12	2.0	Updated for 14.1 release, core version 3.01a. Support for Artix-7. 1000BASE-X/SGMIII with integrated EAVB.
7/25/12	2.1	Updated for 14.2 release. Zynq support added. Auto selection of GTH/ GTX transceiver for Virtex-7 family.

Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.