%PDF-1.4
%
1322 0 obj
<>
endobj
1468 0 obj
<>stream
application/pdf
The AXI Video Direct Memory Access (AXI VDMA) core is a soft Xilinx IP core providing high-bandwidth direct memory access between memory and AXI4-Stream-video type target peripherals. Initialization, status, and management registers are accessed through an AXI4-Lite slave interface.
pg020, Genlock,vdma,Data Re-Alignment Engine, DRE, AXI4, AXI4-Lite,AXI4-Stream,Virtex-7,Virtex7,Virtex 7,V-7,V7,V 7,Kintex-7,Kintex7,Kintex 7,K-7,K7,K 7,Virtex-6, Virtex 6, V-6, V6, V 6,Spartan-6,Spartan-6,S-6,S6,S 6, Zynq-7000, zynq,genlock,HBlank,VBlank,Vsync,Hsync,020
The AXI Video Direct Memory Access (AXI VDMA) core is a soft Xilinx IP core providing high-bandwidth direct memory access between memory and AXI4-Stream-video type target peripherals. Initialization, status, and management registers are accessed through an AXI4-Lite slave interface.
2013-03-10T17:33:55.088-07:00
Xilinx, Inc.
Xilinx PG020 LogiCORE IP AXI Video Direct Memory Access (axi_vdma) v5.00.a Product Guide
2012-01-16T09:35:19-08:00
2012-01-16T01:27:25-08:00
2012-01-16T09:35:19-08:00
FrameMaker 9.0
/content/dam/xilinx/support/documentation/ip_documentation/axi_vdma/v5_00_a/pg020_axi_vdma.pdf/_jcr_content/renditions/original
products:ip-core/axi-video-dma
products:ip-core/video-and-image-processing-pack
applications:ip-functions/audio-video-and-image-processing/processing
applications:ip-functions/interconnect-infrastructure/axi4-stream
products:device/fpga/virtex-7
products:device/fpga/virtex-6
applications:ip-functions/interconnect-infrastructure/axi4
products:device/fpga/kintex-7
applications:topic/embedded-processing/memory-interface
products:device/fpga/spartan-6
applications:ip-functions/embedded-processing/memory-interface
applications:ip-functions/interconnect-infrastructure
applications:topic/embedded-processing
applications:ip-functions/embedded-processing
support:product-type/ip-documentation
products:device/soc/zynq-7000
products:ip-core/video-processing-pack
support:document-class/document-type/product-guide
2b4649a0485534f7f34f5c7d1f0f30b5a236e22e
2013-03-05T22:39:39.283-08:00
Acrobat Distiller 9.2.0 (Windows)
Xilinx, Inc.
"pg020, Genlock,vdma,Data Re-Alignment Engine, DRE, AXI4, AXI4-Lite,AXI4-Stream,Virtex-7,Virtex7,Virtex 7,V-7,V7,V 7,Kintex-7,Kintex7,Kintex 7,K-7,K7,K 7,Virtex-6, Virtex 6, V-6, V6, V 6,Spartan-6,Spartan-6,S-6,S6,S 6, Zynq-7000, zynq,genlock,HBlank,VBlank,Vsync,Hsync,020"
Acrobat Distiller 9.2.0 (Windows)
uuid:7e3f6c9b-678d-4df1-ac9f-6b700b938024
uuid:d6e99a0a-51ab-48bb-97b8-a9466012877c
endstream
endobj
1323 0 obj
<>
endobj
1337 0 obj
<>
endobj
1297 0 obj
<>
endobj
1299 0 obj
<>
endobj
1300 0 obj
<>
endobj
1311 0 obj
<>
endobj
1312 0 obj
<>
endobj
1313 0 obj
<>
endobj
1314 0 obj
<>
endobj
1315 0 obj
<>
endobj
950 0 obj
<>/ExtGState<>/Font<>/ProcSet[/PDF/Text]/Properties<>>>/Rotate 0/Type/Page>>
endobj
956 0 obj
<>/ExtGState<>/Font<>/ProcSet[/PDF/Text]/Properties<>>>/Rotate 0/Type/Page>>
endobj
962 0 obj
<>/ExtGState<>/Font<>/ProcSet[/PDF/Text]/Properties<>>>/Rotate 0/Type/Page>>
endobj
967 0 obj
<>/ExtGState<>/Font<>/ProcSet[/PDF/Text]/Properties<>>>/Rotate 0/Type/Page>>
endobj
972 0 obj
<>/ExtGState<>/Font<>/ProcSet[/PDF/Text]/Properties<>>>/Rotate 0/Type/Page>>
endobj
979 0 obj
<>/ExtGState<>/Font<>/ProcSet[/PDF/Text/ImageC/ImageI]/Properties<>/XObject<>>>/Rotate 0/Type/Page>>
endobj
988 0 obj
<>/ExtGState<>/Font<>/ProcSet[/PDF/Text]/Properties<>>>/Rotate 0/Type/Page>>
endobj
993 0 obj
<>/ExtGState<>/Font<>/ProcSet[/PDF/Text]/Properties<>>>/Rotate 0/Type/Page>>
endobj
1005 0 obj
<>/ExtGState<>/Font<>/ProcSet[/PDF/Text]/Properties<>>>/Rotate 0/Type/Page>>
endobj
1014 0 obj
<>/ExtGState<>/Font<>/ProcSet[/PDF/Text]/Properties<>>>/Rotate 0/Type/Page>>
endobj
1018 0 obj
<>stream
HWr<);͓|lciR
YūKl}N7@J&U(4>} >
˪y!KVlС)YįgE+ּ}/eyFWqt 8QЛ3)3ixRP?ʦb+i4䅮bޝ> axcV37NS{Ԋ)Ox|>zGR(+XE(=JevW02]yY!QwD.=ӟ
RZ.09L"$e /竝xwu&_j䍖7}PFk)Ʌ*ePJ4K-meK|Y ^25Zj
m]/K4$̫GW}l
o`Aկ;j譏o@ÃK.*c`ct7=xW+HUaJ
NaAU8AeA*hH4a-#mսm_相C@=t3G5U|Z*Uux-t*:XAR* H
j8`A$B88
hõCmpbRTŷ@IjxWH~SW
dUzlbD@,l>ucM%u!`R