%PDF-1.4
%
1617 0 obj
<>
endobj
1862 0 obj
<>stream
application/pdf
The AXI Video Direct Memory Access (AXI VDMA) core is a soft Xilinx IP core providing high-bandwidth direct memory access between memory and AXI4-Stream-video type target peripherals. Initialization, status, and management registers are accessed through an AXI4-Lite slave interface.
pg020,Genlock,vdma,Data Re-Alignment Engine, DRE, AXI4, AXI4-Lite,AXI4-Stream,Virtex-7,Virtex7,Virtex 7,V-7,V7,V 7,Kintex-7,Kintex7,Kintex 7,K-7,K7,K 7,Virtex-6, Virtex 6, V-6, V6, V 6,Spartan-6,Spartan-6,S-6,S6,S 6, Artix-7,Artix7,Artix 7,A-7,A7,A 7,Zynq-7000,Zynq,genlock,HBlank,VBlank,Vsync,Hsync,Vivado,Vivado IP Catalog,Vivado Design Suite,020
The AXI Video Direct Memory Access (AXI VDMA) core is a soft Xilinx IP core providing high-bandwidth direct memory access between memory and AXI4-Stream-video type target peripherals. Initialization, status, and management registers are accessed through an AXI4-Lite slave interface.
2013-03-10T17:35:00.352-07:00
Xilinx, Inc.
Xilinx PG020 LogiCORE IP AXI Video Direct Memory Access (axi_vdma) v5.02.a Product Guide
2012-07-18T08:43:03-07:00
2012-07-17T23:11:17-07:00
2012-07-18T08:43:03-07:00
FrameMaker 10.0.2
/content/dam/xilinx/support/documentation/ip_documentation/axi_vdma/v5_02_a/pg020_axi_vdma.pdf/_jcr_content/renditions/original
products:ip-core/axi-video-dma
products:ip-core/video-and-image-processing-pack
applications:ip-functions/audio-video-and-image-processing/processing
applications:ip-functions/interconnect-infrastructure/axi4-stream
products:device/fpga/virtex-7
products:device/fpga/virtex-6
applications:ip-functions/interconnect-infrastructure/axi4
products:device/fpga/kintex-7
products:device/fpga/artix-7
applications:topic/embedded-processing/memory-interface
products:device/fpga/spartan-6
applications:ip-functions/embedded-processing/memory-interface
applications:ip-functions/interconnect-infrastructure
applications:topic/embedded-processing
applications:ip-functions/embedded-processing
support:product-type/ip-documentation
products:device/soc/zynq-7000
products:ip-core/video-processing-pack
products:design-tool/vivado-design-suite
support:document-class/document-type/product-guide
d5e29d8514fe27bd41ed34ac79599d204402a8c7
2013-03-05T22:35:38.709-08:00
Acrobat Distiller 9.2.0 (Windows)
Xilinx, Inc.
"pg020,Genlock,vdma,Data Re-Alignment Engine, DRE, AXI4, AXI4-Lite,AXI4-Stream,Virtex-7,Virtex7,Virtex 7,V-7,V7,V 7,Kintex-7,Kintex7,Kintex 7,K-7,K7,K 7,Virtex-6, Virtex 6, V-6, V6, V 6,Spartan-6,Spartan-6,S-6,S6,S 6, Artix-7,Artix7,Artix 7,A-7,A7,A 7,Zynq-7000,Zynq,genlock,HBlank,VBlank,Vsync,Hsync,Vivado,Vivado IP Catalog,Vivado Design Suite,020"
Acrobat Distiller 9.2.0 (Windows)
uuid:b9097104-d216-49c4-bb0e-e85e6d8885d9
uuid:a22a6d88-674d-4325-83c6-559775a09733
endstream
endobj
1618 0 obj
<>
endobj
1632 0 obj
<>
endobj
1589 0 obj
<>
endobj
1591 0 obj
<>
endobj
1592 0 obj
<>
endobj
1603 0 obj
<>
endobj
1604 0 obj
<>
endobj
1605 0 obj
<>
endobj
1606 0 obj
<>
endobj
1607 0 obj
<>
endobj
1608 0 obj
<>
endobj
1609 0 obj
<>
endobj
1610 0 obj
<>
endobj
1176 0 obj
<>/ExtGState<>/Font<>/ProcSet[/PDF/Text]/Properties<>>>/Rotate 0/Type/Page>>
endobj
1180 0 obj
<>stream
HWs8WѾƒeɺ"?H-[~ ;3{-3I+Zju~jZ}PO_\TZW/RVSul`ʕʴeeNU4uҪTj*]bF0f|lPG_{sSVyr{J<'ctp%lʻ|v6+\2X<@E(a4e
mYZ{NUzv֙GV,Ж&ڲ6*t[rJE4O8VU^L.v]k_Z+KC}ZUn3u0[l1]
xgKl{ _nZ)L:HaI.nmLiUJtbzQO+`_W5F_C(ʥ`%T= &
>BZu#ʔuZ ?JuiZsD\At5Tx쭠zt7?Iqu'B_оG%iAu5?[aq,l]}jnѦlR;xhN>A4wA;BCha!RUԥ0B\qц<̉5zG&],A7SouiзGݘ}/EHka0&~GCQ?#^JR?.奥I@bבuInkʦMzphPo4)s bOiX엕<0"%R_}KjV5ע+c#cԪm|nqwԸai+h+T\l0$T5و]b];Z-ZT6pjB{\(ax=2M#Fb
i]#ld]fDz&ȲE :ZkaD`BDE3`цEمm|_zAG2[EN 8Q# pMsm ,XğPΚ\ʉA
p&A"Xi_4 zpWHmaoka!<rYF䒒I7RoI|A<3>m0ثuUoo ~MrR
^UM&Vh9D
8Z [R2k)SQJb2<`K鏰SexbS$meZPJ%rZĬrmG.=.>X#PXDU$-ռ2+?RW= 0bwݎX(&a
Ӥ`0gKN5rUxq
rt2ưh~H .xBȏ"p, f沩ՔLbC3~ 3ɉgٕ20KIRք0e2/B^Mft%U?qMsdb3+xm1 NW3Lט @]"<{^Χ/2D*A|ofJ 7j"\* aA{ntvE`m^X#̅/nTtz)H&MT݈_@D@Vn4xĺ@BM6LTFH`3hAF-|Ĥ>g}ds7ߑ1.W\ZodXwU58[LzX&ٺW9Lfs ibda]0,+&v&|S