

LogiCORE IP AXI Bus Functional Models (v3.00.a)

DS824 July 25, 2012 **Product Specification**

Introduction

The Xilinx® LogiCORE™ IP AXI Bus Functional Models (BFMs), developed for Xilinx by Cadence Design Systems, support the simulation of customer-designed AXI-based IP. AXI BFMs support all versions of AXI (AXI3, AXI4, AXI4-Lite, and AXI4-Stream). The BFMs are delivered as encrypted Verilog modules. BFM operation is controlled by using a sequence of Verilog tasks contained in a Verilog-syntax text file.

Features

- Supports all protocol data widths and address widths, transfer types and responses
- Transaction-level protocol checking (burst type, length, size, lock type, cache type)
- Behavioral Verilog Syntax
- Verilog Task-based API
- Delivered in ISE® Design Suite, enabled by a Xilinx-generated license

Notes:

- 1. For a complete list of supported derivative devices, see the [Embedded Edition Derivative Device Support](http://www.xilinx.com/ise/embedded/ddsupport.htm).
- 2. Windows XP 64-bit is not supported.
- 3. For the supported versions of the tools, see the [Xilinx](http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_2/irn.pdf) [Design Tools: Release Notes Guide.](http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_2/irn.pdf)
- 4. Supports only 7 series devices.

[©] Copyright 2011–2012 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. ARM is a registered trademark of ARM in the EU and other countries. The AMBA trademark is a registered trademark of ARM Limited. All other trademarks are the property of their respective owners.

Overview

The general AXI BFM architecture is shown in [Figure 1](#page-1-0).

AXI RFM
Configuration
Function API
Channel API
Signal Interface

Figure 1: **AXI BFM Architecture**

All of the AXI BFMs consist of three main layers:

- Signal interface
- Channel API
- Function API

The signal interface includes the typical Verilog input/output ports and associated signals. The channel API is a set of defined Verilog tasks (see [Test Writing API, page 15](#page-14-0)) that operate at the basic transaction level inherent in the AXI protocol, including:

- Read Address Channel
- Write Address Channel
- Read Data Channel
- Write Data Channel
- Write Response Channel

This split enables the tasks associated with each channel to be executed concurrently or sequentially. This allows the test writer to control and implement out of order transfers, interleaved data transfers, and other features.

The next level up in the API hierarchy is the function level API (see [Test Writing API, page 15\)](#page-14-0). This level has complete transaction level control. For example, a complete AXI read burst process is encapsulated in a single Verilog task.

One final but important piece of the AXI BFM architecture is the configuration mechanism. This is implemented using Verilog parameters and/or BFM internal variables and is used to set the address bus width, data bus width, and other parameters. The reason Verilog parameters are used instead of defines is so that each BFM can be configured separately within a single test bench. For example, it is reasonable to have an AXI master that has a different data bus width than one of the slaves it is attached to (in this case the interconnect needs to handle this). BFM internal variables are used for configuration variables that maybe changed during simulation. For a complete list of configuration options, see [Configuration Options, page 3](#page-2-0).

The intended use of the AXI BFM is shown in [Figure 2.](#page-2-1)

Figure 2: **AXI BFM Use**

[Figure 2](#page-2-1) shows a single AXI BFM. However, the test bench can contain multiple instances of AXI BFMs. The DUT and the AXI BFMs are instantiated in a test bench that also contains a clock and reset generator. Then, the test writer instantiates the test bench into the test module and creates a test program using the BFM API layers. The test program would call API tasks either sequentially or concurrently using fork and join. See [AXI BFM Example](#page-35-0) [Designs, page 36](#page-35-0) for practical examples of test programs and test bench setups.

Configuration Options

In most cases, the configuration options are passed to the BFM through Verilog parameters. BFM internal variables are used for options that can be dynamically controlled by the test writer because Verilog parameters do not support run time modifications.

To change the BFM internal variables during simulation, the correct BFM API task should be called. For example, to change the CHANNEL_LEVEL_INFO from 0 to 1, the set_channel_level_info(1)task call should be made. For more information on the API for changing internal variables, see [Test Writing API, page 15.](#page-14-0)

Inferred Parameters

In addition to the parameters listed in [Table 1](#page-3-0) through [Table 8](#page-13-0), there are also parameters that are inferred for each AXI interface in the Embedded Development Kit (EDK) tools. Through the design, these EDK-inferred parameters control the behavior of the AXI Interconnect.

For a complete list of the interconnect settings related to the AXI interface, see DS768, *LogiCORE IP AXI Interconnect Data Sheet*.

AXI3 BFMs

The AXI3 BFMs modules and files are named as follows:

- MASTER BFM
	- Module Name: cdn_axi3_master_bfm
	- File Name: cdn_axi3_master_bfm.v
- SLAVE BFM
	- Module Name: cdn_axi3_slave_bfm
	- File Name: cdn_axi3_slave_bfm.v

AXI3 Master BFM

[Table 1](#page-3-0) contains a list of parameters and configuration variables supported by the AXI3 Master BFM.

Table 1: **AXI3 Master BFM Parameters**

Table 1: **AXI3 Master BFM Parameters** *(Cont'd)*

AXI3 Slave BFM

[Table 2](#page-4-0) contains a list of parameters and configuration variables supported by the AXI3 Slave BFM:

Table 2: **AXI3 Slave BFM Parameters** *(Cont'd)*

BFM Parameters	Description
CHANNEL LEVEL INFO	This configuration variable controls the printing of channel level information messages. When set to 1 info messages are printed; when set to zero no channel level information is printed. The default (0) disables the channel level info messages.
FUNCTION LEVEL INFO	This configuration variable controls the printing of function level information messages. When set to 1 info messages are printed; when set to zero no function level information is printed. The default (1) enables the function level info messages.

Table 2: **AXI3 Slave BFM Parameters** *(Cont'd)*

AXI4 BFMs

The AXI4 BFMs modules and files are named as follows:

- Full Master BFM
	- Module Name: cdn_axi4_master_bfm
	- File Name: cdn_axi4_master_bfm.v
- Full Slave BFM
	- Module Name: cdn_axi4_slave_bfm
	- File Name: cdn_axi4_slave_bfm.v
- Lite Master BFM
	- Module Name: cdn_axi4_lite_master_bfm
	- File Name: cdn_axi4_lite_master_bfm.v
- Lite Slave BFM
	- Module Name: cdn_axi4_lite_slave_bfm
	- File Name: cdn_axi4_lite_slave_bfm.v
- Streaming Master BFM
	- Module Name: cdn_axi4_streaming_master_bfm
	- File Name: cdn_axi4_streaming_master_bfm.v
- Streaming Slave BFM
	- Module Name: cdn_axi4_streaming_slave_bfm
	- File Name: cdn_axi4_streaming_slave_bfm.v

AXI4 Master BFM

[Table 3](#page-6-0) contains a list of parameters and configuration variables supported by the AXI4 Master BFM.

Table 3: **AXI4 Master BFM Parameters**

Table 3: **AXI4 Master BFM Parameters** *(Cont'd)*

Table 3: **AXI4 Master BFM Parameters** *(Cont'd)*

AXI4 Slave BFM

[Table 4](#page-8-0) contains a list of parameters and configuration variables supported by the AXI4 Slave BFM.

Table 4: **AXI4 Slave BFM Parameters** *(Cont'd)*

AXI4-Lite Master BFM

[Table 5](#page-10-0) contains a list of parameters and configuration variables which are supported by the AXI4-Lite Master BFM.

AXI4-Lite Slave BFM

[Table 6](#page-10-1) contains a list of parameters and configuration variables which are supported by the AXI4-Lite Slave BFM.

Table 6: **AXI4-Lite Slave BFM Parameters**

BFM Parameters	Description
NAME	String name for the slave BFM. This is used in the messages coming from the BFMs. The default for the slave BFM is "SLAVE_0."
DATA BUS WIDTH	Read and write data buses can be 32 or 64 bits wide only. Default is 32.
ADDRESS BUS WIDTH	Default is 32.
SLAVE_ADDRESS	This is the start address of the slave's memory range
SLAVE MEM SIZE	This is the size of the memory that the slave models. Starting from address $=$ SLAVE ADDRESS. This is measured in bytes therefore a value of $4,096 = 4K$. The default value is 4 bytes, that is, one 32-bit entry.

AXI4-Stream Master BFM

[Table 7](#page-12-0) contains a list of parameters and configuration variables which are supported by the AXI4-Stream Master BFM.

AXI4-Stream Slave BFM

[Table 8](#page-13-0) contains a list of parameters and configuration variables which are supported by the AXI4-Stream Slave BFM.

Test Writing API

The test writing API starts simple and is layered to implement more complex protocol features. This approach enables very complex test cases to be written. For a complete overview of the general AXI BFM architecture, see [Overview, page 2.](#page-1-1)

For all functions in the API, the input and output values used for burst length and burst size are encoded as specified in the *AMBA® AXI Specifications* [\[Ref 3\].](#page-53-0) For example, LEN = 0 as an input means a burst of length 1.

Tasks and functions common to all BFMs are described in [Table 9](#page-14-1).

Table 9: **Utility API Tasks/Functions**

API Task/Function Name and Description	Inputs	Outputs
report_status This function can be called at the end of a test to report the final status of the associated BFM.	dummy_bit: The value of this input can be 1 or 0 and does not matter. It is only required because a Verilog function needs at least 1 input.	report_status: This is an integer number which is calculated as: $report_status =$ error_count + warning_count + pending_transactions_count
report_config This task prints out the current configuration as set by the configuration parameters and variables. This task can be called at any time.	None	None
set_channel_level_info This function sets the CHANNEL_LEVEL_INFO internal control variable to the specified input value.	LEVEL: A bit input for the info level.	None
set_function_level_info This function sets the FUNCTION_LEVEL_INFO internal control variable to the specified input value.	LEVEL: A bit input for the info level.	None
set_stop_on_error This function sets the STOP_ON_ERROR internal control variable to the specified input value.	LEVEL: A bit input for the info level.	None
set_read_burst_data_transfer_gap This function sets the SLAVE READ_BURST_DATA_TRANSFER_GAP internal control variable to the specified input value.	TIMEOUT: An integer value measured in clock cycles.	None
set write response gap This function sets the SLAVE WRITE_RESPONSE_GAP internal control variable to the specified input value.	TIMEOUT: An integer value measured in clock cycles.	None
set_read_response_gap This function sets the SLAVE READ_RESPONSE_GAP internal control variable to the specified input value.	TIMEOUT: An integer value measured in clock cycles.	None
set_write_burst_data_transfer_gap This function sets the MASTER WRITE_BURST_DATA_TRANSFER_GAP internal control variable to the specified input value.	TIMEOUT: An integer value measured in clock cycles.	None
set_wrtie_burst_address_data_phase_gap This function sets the AXI4 FULL MASTER WRITE_BURST_ADDRESS_DATA_PHASE_GAP internal control variable to the specified input value.	GAP_LENGTH: An integer value measured in clock cycles.	None

Table 9: **Utility API Tasks/Functions** *(Cont'd)*

AXI3 Master BFM Test Writing API

The channel level API for the AXI3 Master BFM is detailed in [Table 10](#page-16-0).

Table 10: **Channel Level API for AXI3 Master BFM**

Table 10: **Channel Level API for AXI3 Master BFM** *(Cont'd)*

The function level API for the AXI3 Master BFM is detailed in [Table 11](#page-18-0).

Table 11: **Function Level API for AXI3 Master BFM**

AXI3 Slave BFM Test Writing API

The channel level API for the AXI3 Slave BFM is detailed in [Table 12](#page-19-0).

Table 12: **Channel Level API for AXI3 Slave BFM**

Table 12: **Channel Level API for AXI3 Slave BFM** *(Cont'd)*

Table 12: **Channel Level API for AXI3 Slave BFM** *(Cont'd)*

The function level API for the AXI3 Slave BFM is detailed in [Table 13.](#page-21-0)

Table 13: **Function Level API for AXI3 Slave BFM**

Table 13: **Function Level API for AXI3 Slave BFM** *(Cont'd)*

AXI4 Master BFM Test Writing API

The channel level API for the AXI4 Master BFM is detailed in [Table 14](#page-22-0).

Table 14: **Channel Level API for AXI4 Master BFM** *(Cont'd)*

Table 14: **Channel Level API for AXI4 Master BFM** *(Cont'd)*

The function level API for the AXI4 Master BFM is detailed in [Table 15.](#page-25-0)

Table 15: **Function Level API for AXI4 Master BFM**

AXI4 Slave BFM Test Writing API

The channel level API for the AXI4 Slave BFM is detailed in [Table 16](#page-26-0).

Table 16: **Channel Level API for AXI4 Slave BFM**

Table 16: **Channel Level API for AXI4 Slave BFM** *(Cont'd)*

The function level API for the AXI4 Slave BFM is detailed in [Table 17.](#page-28-0)

Table 17: **Function Level API for AXI4 Slave BFM**

Table 17: **Function Level API for AXI4 Slave BFM** *(Cont'd)*

AXI4-Lite Master BFM Test Writing API

The channel level API for the AXI4-Lite Master BFM is detailed in [Table 18.](#page-29-0)

Table 18: **Channel Level API for AXI4-Lite Master BFM**

The function level API for the AXI4-Lite Master BFM is detailed in[Table 19.](#page-30-0)

Table 19: **Function Level API for AXI4-Lite Master BFM**

Table 19: **Function Level API for AXI4-Lite Master BFM** *(Cont'd)*

AXI4-Lite Slave BFM Test Writing API

The channel level API for the AXI4-Lite Slave BFM is detailed in [Table 20.](#page-31-0)

The function level API for the AXI4-Lite Slave BFM is detailed in [Table 21](#page-32-0).

Table 21: **Function Level API for AXI4-Lite Slave BFM**

AXI4-Stream Master BFM Test Writing API

The channel level API for the AXI4-Stream Master BFM is detailed in [Table 22.](#page-33-0)

Table 22: **Channel Level API for AXI4-Stream Master BFM**

API Task Name and Description	Inputs	Outputs
SEND TRANSFER Creates a single AXI4-Stream transfer. This task emits a "transfer_complete" event upon completion.	ID: Transfer ID Tag DEST: Transfer Destination DATA: Transfer Data STRB: Transfer Strobe Signals KEEP: Transfer Keep Signals LAST: Transfer Last Signal USER: Transfer User Signals	None
SEND PACKET This task sends a complete packet over the streaming interface. It uses the SEND_TRANSFER task from the channel level API. This task returns when the whole packet has been sent, and emits a "packet_complete" event upon completion.	ID: Transfer ID Tag DEST: Transfer Destination DATA: Vector of Transfer data to send DATASIZE: The size in bytes of the valid data contained in the input data vector (This must be aligned to the multiples of the data bus width) USER: This is a vector that is created by concatenating all transfer user signal data together	None

AXI4-Stream Slave BFM Test Writing API

The channel level API for the AXI4-Stream Slave BFM is detailed in [Table 23](#page-34-0).

Table 23: **Channel Level API for AXI4-Stream Slave BFM**

Protocol Checking

The purpose of the AXI BFMs is to verify connectivity and basic functionality of AXI masters and AXI slaves. A basic level of protocol checking is included with the AXI BFMs. For comprehensive protocol checking, the Cadence AXI UVC should be deployed [\[Ref 4\].](#page-53-1)

The following aspects of the AXI3 and AXI4 protocol are checked by the AXI BFMs:

- Reset conditions are checked:
	- Reset values of signals
	- Synchronous release of reset
- Inputs into the test writing API are checked to ensure they are valid to prevent protocol violations.
- Signal inputs into master and slave BFMs, respectively, are checked to ensure they are valid to prevent protocol violations.
- Address ranges are checked in the Slave BFMs.

This section describes the checkers that are implemented as Verilog tasks.

BFM Specific Checkers

[Table 24](#page-35-1) details the Verilog checking tasks added to each BFM for a specific check. These checkers are only required for the BFM that they are located in; so, they are not included in a common file.

Table 24: **BFM Specific Checker Tasks**

Using AXI BFM for Standalone RTL Design

The AXI BFM can be used to verify connectivity and basic functionality of AXI masters and AXI slaves with the custom RTL design flow. The AXI BFM provides example test benches and tests that demonstrate the abilities of AXI3, AXI4, AXI4-Lite and AXI4-Stream Master/Slave BFM pair. These examples can be used as a starting point to create tests for custom RTL design with AXI3, AXI4, AXI4-Lite and AXI4-Stream interface.

Generating AXI BFM Examples and Test Benches from CORE Generator

The AXI BFM is delivered with ISE Design Suite installation at:

- <ISE_Version_Number>/ise_ds/ise/secureip/mti/axi_bfm_mti
- <ISE_Version_Number>/ise_ds/ise/secureip/ncsim/axi_bfm_ncsim
- <ISE_Version_Number>/ise_ds/ise/secureip/vcs/axi_bfm_vcs
- <ISE_Version_Number>/ise_ds/ise/secureip/aldec/axi_bfm_aldec

The examples and test benches can be obtained by generating the AXI BFM IP available in the "AXI Infrastructure" or "Debug & Verification" folder of the CORE Generator™ IP catalog. When generated, the AXI BFM IP delivers the user-specified <component_name> directory.

The <component_name>/simulation/functional directory contains the shell scripts for different simulators.

AXI BFM Example Designs

This section describes the example test benches and example tests used to demonstrate the abilities of each AXI BFM pair. Example tests are delivered either in VHDL or Verilog based on the design entry while generating the core. These example designs are available in the AXI_BFM installation area. Each AXI master is connected to a single AXI slave, and then direct tests are used to transfer data from the master to the slave and from the slave to the master.

It is worth remembering that the BFMs are not fully autonomous. For example, the AXI Master BFM is only a user-driven verification component that enables the user to generate valid AXI protocol scenarios. Furthermore, if tests are written using the channel level API it is possible that the AXI protocol can be accidentally violated. For this reason, Xilinx recommends using the function level API for each BFM. The AMBA AXI protocol specification [\[Ref 3\],](#page-53-0) Section 3.3, Dependencies between Channel Handshake Signals, states that:

- Slave can wait for AWVALID or WVALID, or both, before asserting AWREADY
- Slave can wait for AWVALID or WVALID, or both, before asserting WREADY

This implies that the slave does not need to support all three possible scenarios. However, if the AXI Master BFM operates in such a way that is not supported by the slave, then the simulation stalls. Each scenario is handled by the function level API:

Scenario 1

Before the slave asserts AWREADY and/or WREADY, the slave can wait for AWVALID. This is modeled using the function level API, WRITE_BURST.

Scenario 2

Before the slave asserts AWREADY and/or WREADY, the slave can wait for WVALID. This is modeled using the function level API, WRITE_BURST_DATA_FIRST.

Scenario 3

Before the slave asserts AWREADY and/or WREADY, the slave can wait for both AWVALID and WVALID. This is modeled using the function level API, WRITE_BURST_CONCURRENT.

AXI3 BFM Example Test Bench and Tests

The Verilog example test bench and example test for the AXI3 BFMs is shown in [Figure 3.](#page-37-0)

Figure 3: **Verilog Example Test Bench and Test Case Structure**

The example test bench has the master and slave BFMs connected directly to each other. This gives visibility into both sides of the code (master code and slave code) required to hit the scenarios detailed in the example tests.

cdn_axi3_example_test.v

The example test (simulation/cdn_axi3_example_test.v) contains the master and slave test code to simulate the following scenarios:

- 1. Simple sequential write and read burst transfers example
- 2. Looped sequential write and read transfers example
- 3. Parallel write and read burst transfers example
- 4. Narrow write and read transfers example
- 5. Unaligned write and read transfers example
- 6. Narrow and unaligned write and read transfers example
- 7. Out of order write and read burst example
- 8. Write Bursts performed in two different ways; Data before address and data with address concurrently
- 9. Write data interleaving example
- 10. Read data interleaving example
- 11. Outstanding transactions example
- 12. Slave read and write bursts error response example
- 13. Write and read bursts with different length gaps between data transfers example
- 14. Write and Read bursts with different length gaps between channel transfers example

15. Write burst that is longer than the data it is sending example

cdn_axi3_example_memory_mode_test.v

The example test (simulation/cdn_axi3_example_memory_mode_test.v) contains the slave code to ensure that the slave BFM is configured as a 4 KB memory model. The master code in this test writes maximum length bursts into the memory and reads them back. It does this with two different sets of test values.

The VHDL example test bench and example test for the AXI3 BFMs is shown in [Figure 4](#page-38-0).

Figure 4: **AXI3 BFM VHDL Example Test Bench and Example Test**

The example test bench has the master and slave BFMs connected directly to each other. This gives visibility into both sides of the code (master code and slave code) required to hit the scenarios detailed in the example tests.

cdn_axi3_example_test1.vhd to cdn_axi3_example_test15.vhd

The example test (simulation/cdn_axi3_example_test1.vhd to cdn_axi3_example_test15.vhd) contains the master and slave test code to simulate the following scenarios (scenario#1 is covered in Test1, scenario#2 in Test2 and so on):

- 1. Simple sequential write and read burst transfers example
- 2. Looped sequential write and read transfers example
- 3. Parallel write and read burst transfers example
- 4. Narrow write and read transfers example
- 5. Unaligned write and read transfers example
- 6. Narrow and unaligned write and read transfers example
- 7. Out of order write and read burst example
- 8. Write Bursts performed in two different ways; Data before address, and data with address concurrently
- 9. Write data interleaving example
- 10. Read data interleaving example
- 11. Outstanding transactions example
- 12. Slave read and write bursts error response example
- 13. Write and read bursts with different length gaps between data transfers example
- 14. Write and Read bursts with different length gaps between channel transfers example
- 15. Write burst that is longer than the data it is sending example

cdn_axi3_example_memory_model_test.vhd

The example test (simulation/ cdn_axi3_example_memory_model_test.vhd) contains the slave code to ensure that the slave BFM is configured as a 4K memory model. The master code in this test writes maximum length bursts into the memory and reads them back. It does this with two different sets of test values.

AXI4 BFM Example Test Bench and Tests

The AXI4 Verilog example test bench structure is identical to the one used for AXI3 shown in [Figure 3](#page-37-0). The following sections provide details about the example tests available.

cdn_axi4_example_test.v

The example test (simulation/cdn_axi4_example_test.v) contains the master and slave test code to simulate the following scenarios:

- 1. Simple sequential write and read burst transfers example
- 2. Looped sequential write and read transfers example
- 3. Parallel write and read burst transfers example
- 4. Narrow write and read transfers example
- 5. Unaligned write and read transfers example
- 6. Narrow and unaligned write and read transfers example
- 7. Write Bursts performed with address and data channel transfers concurrently
- 8. Outstanding transactions example
- 9. Slave read and write bursts error response example
- 10. Write and read bursts with different length gaps between data transfers example
- 11. Write and Read bursts with different length gaps between channel transfers example
- 12. Write burst that is longer than the data it is sending example
- 13. Read data interleaving example

cdn_axi4_example_memory_mode_test.v

The example test (simulation/cdn_axi4_example_memory_mode_test.v) contains the slave code to ensure that the slave BFM is configured as a 4 KB memory model. The master code in this test writes maximum length bursts into the memory and reads them back. It does this with two different sets of test values.

The AXI4 VHDL example test bench structure is identical to the one used for AXI3 shown in [Figure 4](#page-38-0). The following sections provide details about the example tests available.

cdn_axi4_example_test1.vhd to cdn_axi4_example_test13.vhd

The example test (simulation/cdn_axi4_example_test1.vhd to cdn_axi4_example_test13.vhd) contains the master and slave test code to simulate the following scenarios (scenario#1 is covered in Test1, scenario#2 in Test2 and so on):

- 1. Simple sequential write and read burst transfers example
- 2. Looped sequential write and read transfers example
- 3. Parallel write and read burst transfers example
- 4. Narrow write and read transfers example
- 5. Unaligned write and read transfers example
- 6. Narrow and unaligned write and read transfers example
- 7. Write Bursts performed with address and data channel transfers concurrently
- 8. Outstanding transactions example
- 9. Slave read and write bursts error response example
- 10. Write and read bursts with different length gaps between data transfers example
- 11. Write and Read bursts with different length gaps between channel transfers example
- 12. Write burst that is longer than the data it is sending example
- 13. Read data interleaving example

cdn_axi4_example_memory_model_test.vhd

The example test (simulation/cdn_axi4_example_memory_model_test.vhd) contains the slave code to ensure that the slave BFM is configured as a 4K memory model. The master code in this test writes maximum length bursts into the memory and reads them back. It does this with two different sets of test values.

AXI4-Lite BFM Example Test Bench and Tests

The AXI4-Lite Verilog example test bench structure is identical to the one used for AXI3 shown in [Figure 3.](#page-37-0) The following sections provide details about the example tests available.

cdn_axi4_lite_example_test.v

The example test (simulation/cdn_axi4_lite_example_test.v) contains the master and slave test code to simulate the following scenarios:

- 1. Simple sequential write and read burst transfers example
- 2. Looped sequential write and read transfers example
- 3. Parallel write and read burst transfers example
- 4. Write Bursts performed in two different ways; Data before address, and data with address concurrently
- 5. Outstanding transactions example
- 6. Slave read and write bursts error response example
- 7. Write and Read bursts with different length gaps between channel transfers example
- 8. Unaligned write and read transfers example
- 9. Write burst that has valid data size less than the data bus width

cdn_axi4_lite_example_memory_mode_test.v

The example test (simulation/cdn_axi4_lite_example_memory_mode_test.v) contains the slave code to ensure that the slave BFM is configured as a 4 KB memory model. The master code in this test writes data transfers into the memory and reads them back. It does this with two different sets of test values.

The AXI4-Lite VHDL example test bench structure is identical to the one used for AXI3 shown in [Figure 4](#page-38-0). The following sections provide details about the example tests available.

cdn_axi4_lite_example_test1.vhd to cdn_axi4_lite_example_test9.vhd

The example test (simulation/ cdn_axi4_lite_example_test1.vhd to

cdn_axi4_lite_example_test9.vhd) contains the master and slave test code to simulate the following scenarios (scenario#1 is covered in Test1, scenario#2 in Test2 and so on):

- 1. Simple sequential write and read burst transfers example
- 2. Looped sequential write and read transfers example
- 3. Parallel write and read burst transfers example
- 4. Write Bursts performed in two different ways; Data before address, and data with address concurrently
- 5. Outstanding transactions example
- 6. Slave read and write bursts error response example
- 7. Write and Read bursts with different length gaps between channel transfers example
- 8. Unaligned write and read transfers example
- 9. Write burst that has valid data size less than the data bus width

cdn_axi4_lite_example_memory_model_test.vhd

The example test (simulation/cdn_axi4_lite_example_memory_model_test.vhd) contains the slave code to ensure that the slave BFM is configured as a 4K memory model. The master code in this test writes data transfers into the memory and reads them back. It does this with two different sets of test values.

AXI4-Stream BFM Example Test Bench and Tests

The AXI4-Stream Verilog example test bench structure is identical to the one used for AXI3 shown in [Figure 3](#page-37-0). The following sections provide details about the example tests available.

cdn_axi4_streaming_example_test.v

The example test (simulation/cdn_axi4_streaming_example_test.v) contains the master and slave test code to simulate the following scenarios:

- 1. Simple master to slave transfer example
- 2. Looped master to slave transfers example
- 3. Simple master to slave packet example
- 4. Looped master to slave packet example
- 5. Ragged (less data at the end of the packet than can be supported) master to slave packet example
- 6. Packet data interleaving example

The AXI4-Stream VHDL example test bench structure is identical to the one used for AXI3 shown in [Figure 4](#page-38-0). The following sections provide details about the example tests available.

cdn_axi4_streaming_example_test1.vhd to cdn_axi4_streaming_example_test6.vhd

The example test (simulation/ cdn_axi4_streaming_example_test1.vhd to cdn_axi4_streaming_example_test6.vhd) contains the master and slave test code to simulate the following scenarios (scenario#1 is covered in Test1, scenario#2 in Test2 and so on):

- 1. Simple master to slave transfer example
- 2. Looped master to slave transfers example
- 3. Simple master to slave packet example
- 4. Looped master to slave packet example
- 5. Ragged (less data at the end of the packet than can be supported) master to slave packet example
- 6. Packet data interleaving example

Useful Coding Guidelines and Examples

Loop Construct Simple Example

While coding directed tests, "for loops" are typically employed frequently to efficiently generate large volumes of stimulus for both the master and/or slave BFMs. For example:

```
for (m=0;m<2;m =m+1) begin // Burst Type variable
 for (k=0;k<3;k=k+1) begin // Burst Size variable
  $display("--------------------------------------------------");
  $display("EXAMPLE TEST LOCKED and NORMAL ");
  $display("--------------------------------------------------");
  for (i=0; i<16;i=i+1) begin // Burst Length variable
   tb.master_0.WRITE_BURST(mtestID+i, // Master ID 
                         mtestAddr, // Master Address
                         i, // Master Burst Length
                         k, // Master Burst Size
                         m, // Master Access Type FIXED, INCR
                         `LOCKED_TYPE_FIXED, // Use define
 4'b0000, // Buffer/Cachable Hardcoded
3'b000, and the protection Type Hardcoded
                    test_data[i],// Write Data from array
                        response, // response from slave
    end
  end
end
```
This "for loop" cycles through the following stimulus:

- Access Type (m): FIXED, INCR
- Burst Size (k): 1_BYTE, 2_BYTES, 4_BYTES
- Burst Length (i): 1 to 16

Nested for loops can be used to generate numerous combinations of traffic types, but care must be taken to not violate protocol. The AXI BFMs check the input parameters of the API calls, but this does not prevent higher level protocol being violated.

Loop Construct Complex Example

In some cases, a nested for loop can lead to invalid stimulus if not used correctly. A good example of this is WRAP bursts. The AXI Specification requires that WRAP bursts must be 2, 4, 8, or 16 transfers in length. For this type of burst, the nested for loop from the [Loop Construct Simple Example](#page-42-0) cannot be used because the nested for loop cycles through burst lengths of 1 to 16. For exhaustive WRAP tests, another for loop declaration is widely used to drive legal stimulus:

for $(i=2; i \le 16; i=i*2)$ begin

thus giving a burst length of 2, 4, 8 and 16 transfers.

DUT Modeling Using the AXI BFMs – Memory Model Example

In most cases, the behavior of a master or slave is more complicated than simple transfer generation. For this reason, the AXI BFM API enables the end user to model higher level DUT functionality. A simple example is a slave memory model. Such a memory model is available as a configuration option in most of the AXI slave BFMs. This example shows the code used for the AXI3 Slave BFM memory model mode, starting with the write datapath.

```
//------------------------------------------------------------------// Write Path 
//------------------------------------------------------------------
always @(posedge ACLK) begin : WRITE_PATH 
   //----------------------------------------------------------------
   //- Local Variables 
   //----------------------------------------------------------------
   reg [ID_BUS_WIDTH-1:0] id; 
   reg [ADDRESS_BUS_WIDTH-1:0] address; 
   reg [`LENGTH_BUS_WIDTH-1:0] length; 
   reg [`SIZE_BUS_WIDTH-1:0] size; 
   reg [`BURST_BUS_WIDTH-1:0] burst_type; 
   reg [`LOCK_BUS_WIDTH-1:0] lock_type; 
   reg [`CACHE_BUS_WIDTH-1:0] cache_type; 
   reg [`PROT_BUS_WIDTH-1:0] protection_type; 
   reg [ID_BUS_WIDTH-1:0] idtag; 
   reg [(DATA_BUS_WIDTH*(`MAX_BURST_LENGTH+1))-1:0] data; 
   reg [ADDRESS_BUS_WIDTH-1:0] internal_address; 
   reg [`RESP_BUS_WIDTH-1:0] response; 
   integer i; 
   integer datasize; 
   //----------------------------------------------------------------
   // Implementation Code 
   //----------------------------------------------------------------
   if (MEMORY_MODEL_MODE == 1) begin 
     // Receive the next available write address 
    RECEIVE_WRITE_ADDRESS(id, `IDVALID_FALSE, address, length, size,
     burst_type,lock_type,cache_type,protection_type,idtag); 
     // Get the data to send to the memory.
    RECEIVE_WRITE_BURST(idtag, `IDVALID_TRUE, address, length, size,
     burst_type,data,datasize,idtag);
     // Put the data into the memory array 
     internal_address = address - SLAVE_ADDRESS; 
     for (i=0; i < datasize; i=i+1) begin 
       memory_array[internal_address+i] = data[i*8 +: 8]; 
     end 
     // End the complete write burst/transfer with a write response 
     // Work out which response type to send based on the lock type. 
     response = calculate_response(lock_type); 
     repeat(WRITE_RESPONSE_GAP) @(posedge ACLK); 
    SEND_WRITE_RESPONSE(idtag,response);
   end 
end
```
As shown in the code above, it is possible to create the write datapath for a simple memory model using three of the tasks from the slave channel level API. This is achieved in the following four steps:

- 1. The first step is to wait for any write address request on the write address bus. This is done by calling RECEIVE_WRITE_ADDRESS with "IDVALID_FALSE." This ensures that the first detected and valid write address handshake is recorded and the details passed back. This task is blocking; so the WRITE_PATH process does not proceed until it has found a write address channel transfer.
- 2. The second step is to get the write data burst that corresponds to the write address request in the previous step. This is done by calling RECEIVE_WRITE_BURST with the ID tag output from the RECEIVE_WRITE_ADDRESS call and with IDVALID_TRUE. This ensures that the entire write data burst that has the specified id tag is captured before execution returns to the WRITE_PATH process.
- 3. The third step is to take the data from the write data burst and put it into a memory array. In this case, the memory array is an array of bytes.
- 4. The last step to complete the AXI3 protocol is to send a response. The internal function "calculate_reponse" is used to work out if the transfer was exclusive or not and to deliver an EXOKAY or OK response (more code could be added here to support DECERR or SLVERR response types). When the response has been calculated, the WRITE_PATH process waits for the defined internal control variable WRITE_RESPONSE_GAP in clock cycles before sending the response back to the slave with the same ID tag as the write data transfer.

The following code illustrates the steps required to make the read datapath for a simple slave memory model:

```
//----------------------------------------------------------------- 
// Read Path 
//-----------------------------------------------------------------always @(posedge ACLK) 
begin : READ_PATH 
   //--------------------------------------------------------------- 
   // Local Variables 
   //--------------------------------------------------------------- 
   reg [ID_BUS_WIDTH-1:0] id; 
   reg [ADDRESS_BUS_WIDTH-1:0] address; 
   reg [`LENGTH_BUS_WIDTH-1:0] length; 
   reg [`SIZE_BUS_WIDTH-1:0] size; 
   reg [`BURST_BUS_WIDTH-1:0] burst_type; 
   reg [`LOCK_BUS_WIDTH-1:0] lock_type; 
   reg [`CACHE_BUS_WIDTH-1:0] cache_type; 
   reg [`PROT_BUS_WIDTH-1:0] protection_type; 
   reg [ID_BUS_WIDTH-1:0] idtag; 
   reg [(DATA_BUS_WIDTH*(`MAX_BURST_LENGTH+1))-1:0] data; 
   reg [ADDRESS_BUS_WIDTH-1:0] internal_address; 
   integer i; 
   integer number_of_valid_bytes; 
   //--------------------------------------------------------------- 
   // Implementation Code 
   //--------------------------------------------------------------- 
   if (MEMORY_MODEL_MODE == 1) begin 
   // Receive a read address transfer 
   RECEIVE_READ_ADDRESS(id,`IDVALID_FALSE,address,length,size,
   burst_type,lock_type,cache_type,protection_type,idtag); 
   // Get the data to send from the memory. 
   internal_address = address - SLAVE_ADDRESS; 
  data = 0; number_of_valid_bytes = 
(decode_burst_length(length)*transfer_size_in_bytes(size))-(address % (DATA_BUS_WIDTH/8)); 
   for (i=0; i < number_of_valid_bytes; i=i+1) begin 
    data[i*8 +: 8] = memory_array[internal_address+i]; 
   end 
   // Send the read data 
   repeat(READ_RESPONSE_GAP) @(posedge ACLK); 
   SEND_READ_BURST(idtag,address,length,size,burst_type,
```

```
 lock_type,data); 
   end 
end
```
As shown in the code above, it is possible to create the read datapath for a simple memory model using two of the tasks from the slave channel level API. This is achieved in the following two steps:

- 1. The first step is to wait for any read address request on the read address bus. This is done by calling RECEIVE_READ_ADDRESS with IDVALID_FALSE. This ensures that the first detected and valid read address handshake is recorded and the details are passed back. This task is blocking; so the READ_PATH process does not proceed until it has found a read address channel transfer.
- 2. The second step is to take the requested data from the memory array and send it in a read burst. This is done by extracting the data byte by byte into a data vector which is used as an input into the SEND_READ_BURST task. Before sending the read data burst, the READ_PATH process waits for the clock cycles determined in the internal control variable READ_RESPONSE_GAP.

Using AXI BFM for Embedded Designs with XPS

For Xilinx Platform Studio (XPS)-based systems, pcore wrappers around the AXI BFMs are provided under **Verification** in the EDK Install IP catalog. Additionally, the XPS Create IP (CIP) Wizard creates simple example projects. See [Getting Started with EDK and AXI BFM, page 48](#page-47-0) for detailed steps.

This section only applies to AXI BFM cores that are instantiated inside the EDK XPS project with the following requirements:

- Xilinx EDK and AXI BFM Licenses
- Supported simulator

Adding AXI BFMs to EDK

The AXI BFMs are wrapped into EDK pcores to allow easy integration into an XPS project. The BFMs are added and connected to an EDK system in the same way other Xilinx AXI-based IP cores: add the core to the project, parameterize the core, then connect the 'Bus Interface' of the related AXI interface to the rest of the system.

See [Configuration Options, page 3](#page-2-0) for more information on the BFM-specific parameters on the pcores. Additional parameters exist in the **XPS Core Config** GUI under the **Interconnect Settings for BUSIF** tab to modify the function of an attached AXI Interconnect block. For more information on these parameters, see [\[Ref 1\]](#page-53-2).

Providing Stimulus

User control/stimulus for the AXI BFMs is provided by making function calls to a hierarchy-specific AXI BFM core instance. For example, to initiate a write burst transaction with a AXI4 Master BFM, the WRITE_BURST() function-level API command might be issued in the test bench:

dut. my_master0.my_master0.cdn_axi4_master_bfm_inst.WRITE_BURST(arguments);

This command specifies the hierarchy of the AXI BFM instance, and stimulates the core to perform the write burst with the address, data and other transfer qualifiers specified in the arguments, as documented in [Test Writing API,](#page-14-0) [page 15.](#page-14-0)

Determining Fully-Qualified Instance Name

One design challenge is to determine the fully-qualified instance name for EDK AXI BFM pcores for use in the API commands. In general, the path in a standalone XPS project resembles:

<Project Instance>.<MHS Instance>. <MHS Instance>.<BFM Core Name>

where:

- <Project Instance> is the instance name of the EDK system, not including the test bench name
- <MHS Instance> is the instance name given to the AXI BFM core name in the user MHS file
- < BFM Core Name > is the core name of the AXI BFM pcore in EDK. Options include:
	- cdn_axi4_master_bfm_wrap
	- cdn_axi4_slave_bfm_wrap
	- cdn_axi4_lite_master_bfm_wrap
	- cdn_axi4_lite_slave_bfm_wrap
	- cdn_axi4_streaming_master_bfm_wrap
	- cdn_axi4_streaming_slave_bfm_wrap
	- cdn_axi3_master_bfm_wrap
	- cdn_axi3_slave_bfm_wrap

Any additional levels of hierarchy, such as when using with ISE Project Navigator, are added to the left of the path.

To determine the fully-qualified name of the AXI BFM core in EDK, elaborate the design in a simulator, before specifying the API function calls. This is shown in [Figure 5](#page-46-0) for the example above, using ModelSim.

Figure 5: **ModelSim Example Hierarchy**

Getting Started with EDK and AXI BFM

This section describes how to use CIP Wizard in XPS to create an AXI-based IP with AXI BFM simulation. By creating a custom IP core, the CIP wizard provides a matching AXI BFM project to aid in development and verification of the custom IP core.

- 1. In XPS GUI, select **Hardware** -> **Create or Import Peripherals** to enable CIP wizard.
- 2. Click **Next** and choose **Create templates for a new peripheral.**
- 3. Click **Next** and choose the repository for storing the peripheral.

To which bus will this peripheral be attached?

- AXI4-Lite: Simpler, non-burst control register style interface AXI4: Burst Capable, high-throughput memory mapped interface AXI4-Stream: Burst Capable, high-throughput streaming interface
- C East Simplex Link (FSL)

Figure 8: **Choose a Bus**

6. Check **User Logic Master Support** in **IPIF Services** tab if an AXI4-based master IP is needed, and then click **Next** until the **Peripheral Simulation Support** tab.

Figure 9: **Select Master Support**

7. Check **Generate BFM simulation platform** and **Next.**

***** Generate BFM simulation platform

- A testbench template will be generated on top of your peripheral.
- A test platform description file (bfm_system.mhs) consisting of the subsystem illustrated by the diagram will be generated as well.
- · Stimulus for other non-CoreConnect bus I/Os of your peripheral can be defined in the testbench file.
- · Please refer to the README file for BFM simulation instructions.

Figure 10: **Generate Simulation Platform**

8. Click **Next** and **Finish.**

[Figure 11](#page-49-0) shows the directory structure of the generated AXI4-based IP (named my_axi_ip).

Figure 11: **CIP Wizard Output Directory Structure**

The AXI BFM simulation can be run from \devl\bfmsim.

Running AXI BFM Simulation with ModelSim

This section describes how to run AXI BFM simulation on the generated AXI-based IP within ModelSim.

1. Start XPS and open the BFM_SYSTEM project in the directory \devl\bfmsim.

Xilinx has provided AXI BFM wrapper files to be used with AXI-based IP BFM simulations. When an AXI-based master/slave IP is generated, a corresponding AXI BFM core is added to assist in developing the custom core.

In this example, "User Logic Master Support" is enabled. Therefore, my_axi_ip has an AXI4 Master interface and an AXI4-Lite Slave interface, which is connected through an AXI4 bus and AXI4-Lite bus interface, respectively. In the AXI BFM simulation directory, the simulation uses AXI4_MASTER_BFM_WRAPPER, AXI4_LITE_MASTER_BFM_WRAPPER and AXI4_SLAVE_BFM_WRAPPER for the simulation. [Figure 12](#page-49-1) shows the XPS GUI.

Bus Interfaces	Ports	Addresses			
Name			Bus Name	IP Type	IP Version
axi4_bus				axi_interconnect	1.02.a
	bfm_lite_processor			12 cdn_axi4_lite_master_bfm_wrap	2.00.a
M_AXI_LITE			axi4_bus	О	
	bfm_burst_processor			17 cdn_axi4_master_bfm_wrap	2.00.a
$-M_A XI$			axi4_bus	$\overline{}$	
bim_memory				1 cdn_axi4_slave_bfm_wrap	2.00.a
$-S$ AXI			axi4 bus	$\overline{}$	
my_axi_ip_inst				Big my_axi_ip	1.00.a
$-M_A XI$			axi4_bus	U.	
$-S_AXI$			$axi4$ bus	$\overline{}$	

Figure 12: **XPS CIP AXI BFM Project**

- 2. Click **Simulation** -> **Launch HDL Simulator** to launch ModelSim (assuming the EDK and BFM libraries have been properly compiled within ModelSim simulator).
- 3. Copy the test bench file (bfm_system_tb.v) from \devl\bfmsim\scripts to \devl\bfmsim\simulation\behavioral.
- 4. Make run.do script and save it in \devl\bfmsim\simulation\behavioral.

```
do bfm_system_setup.do
# Compile BFM test modules
c
# Load BFM test platform
s
# Load Wave window
TAT
# Run test time
run 100 us
```
5. After launching ModelSim, type **do run.do** in the ModelSim console.

The AXI BFM simulation starts running and activity is seen on the AXI4 and AXI4-Lite interfaces.

Analyzing AXI BFM Simulation

This section describes how to analyze the simulation results to verify custom IP function. With the default visibility, the following AXI BFM configuration details can be seen from the ModelSim console.

```
# BFM Xilinx: License succeeded for Xilinx_AXI_BFM, version 2010.100000
# **********************************************************
# * Cadence AXI4 LITE MASTER BFM
# **********************************************************
# * VERSION NUMBER : 1.9
# **********************************************************
# * CONFIGURATION: 
# * NAME = MASTER_0
# * DATA_BUS_WIDTH = 32
# * ADDRESS_BUS_WIDTH = 32
# * MAX_OUTSTANDING_TRANSACTIONS = 8
# * RESPONSE_TIMEOUT = 500
# * STOP_ON_ERROR = 1
# * CHANNEL_LEVEL_INFO = 0
# * FUNCTION_LEVEL_INFO = 1
# **********************************************************
# BFM Xilinx: License succeeded for Xilinx_AXI_BFM, version 2010.100000
# **********************************************************
# * Cadence AXI4 MASTER BFM *
# **********************************************************
# * VERSION NUMBER : 1.9
# **********************************************************
# * CONFIGURATION: 
# * NAME = MASTER_0
# * DATA_BUS_WIDTH = 32
# * ADDRESS_BUS_WIDTH = 32
# * ID_BUS_WIDTH = 1
# * AWUSER_BUS_WIDTH = 1
# * ARUSER_BUS_WIDTH = 1
# * RUSER_BUS_WIDTH = 1
# * WUSER BUS WIDTH = 1
# * BUSER_BUS_WIDTH = 1
# * MAX_OUTSTANDING_TRANSACTIONS = 8
# * EXCLUSIVE_ACCESS_SUPPORTED = 0
# * WRITE_BURST_DATA_TRANSFER_GAP = 0
# * RESPONSE_TIMEOUT = 500
# * STOP_ON_ERROR = 1
# * CHANNEL_LEVEL_INFO = 0
# * FUNCTION_LEVEL_INFO = 1
# **********************************************************
# BFM Xilinx: License succeeded for Xilinx_AXI_BFM, version 2010.100000
```

```
# *********************************************************
# * Cadence AXI4 SLAVE BFM *
# *********************************************************
# * VERSION NUMBER : 1.9
# *********************************************************
# * CONFIGURATION: 
# * NAME = SLAVE_0
# * DATA_BUS_WIDTH = 32
# * ADDRESS_BUS_WIDTH = 32
# * ID_BUS_WIDTH = 2
# * AWUSER_BUS_WIDTH = 1
# * ARUSER_BUS_WIDTH = 1
# * RUSER_BUS_WIDTH = 1
# * WUSER_BUS_WIDTH = 1
# * BUSER_BUS_WIDTH = 1
# * SLAVE_ADDRESS = 0x40000000
# * SLAVE_MEM_SIZE = 0x10000
# * MAX_OUTSTANDING_TRANSACTIONS = 8
# * MEMORY_MODEL_MODE = 1
# * EXCLUSIVE_ACCESS_SUPPORTED = 0
# * READ_BURST_DATA_TRANSFER_GAP = 0
# * WRITE_RESPONSE_GAP = 0
# * READ RESPONSE GAP = 0
# * RESPONSE_TIMEOUT = 500
# * STOP_ON_ERROR = 1
# * CHANNEL_LEVEL_INFO = 0
# * FUNCTION_LEVEL_INFO = 1
# *********************************************************
```
The test bench shows BFM_BURST_PROCESSOR doing two WRITE bursts and one READ burst to BFM_MEMORY peripheral through the AXI4 bus.

Figure 13: **BFM_BURST_PROCESSOR Simulation Waveform**

In [Figure 13](#page-51-0), BFM_BURST_PROCESSOR is performing two WRITE bursts to BFM_MEMORY at address 0x4000000 and then to 0x40000040. Next it performs a READ burst from BFM_MEMORY at address 0x40000040. The ModelSim console output is:

```
# ---------------------------------------------------
# Master Verification
# ---------------------------------------------------
# Initializing first 16 locations of AXI Slave BFM memory with value
# [830] : MASTER_0 : *INFO : WRITE_BURST Task Call - id = 0x0, address = 0x40000000, length 
= 16, size = 4, burst_type = 0x1, lock_type = 0x0, cache_type = 0x0, protection_type = 0x0,
valid data size (in bytes) = 64, region = 0x0, qos = 0x0, awuser = 0x0
```

```
# EXAMPLE TEST 1 : Burst 64,WRITE DATA = 
0x03d3c3b3a393837363534333231302f2e2d2c2b2a292827262524232221201f1e1d1c1b1a191817161514131
211100f0e0d0c0b0a09080706050403020100, response = 0x0
# Initializing second 16 locations of AXI Slave BFM memory with value
# [1590] : MASTER_0 : *INFO : WRITE_BURST Task Call - id = 0x0, address = 0x40000040, length 
= 16, size = 4, burst_type = 0x1, lock_type = 0x0, cache_type = 0x0, protection_type = 0x0,
valid data size (in bytes) = 64, region = 0x0, qos = 0x0, awuser = 0x0# EXAMPLE TEST 1 : Burst 64,WRITE DATA = 
0x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000, response = 0x0
# Requesting master to read the data and write to different location
# [6190] : MASTER_0 : *INFO : READ_BURST Task Call - id = 0x0, address = 0x40000040, length 
= 16, size = 4, burst_type = 0x1, lock_type = 0x0, cache_type = 0x0, protection_type = 0x0,
region = 0x0, qos = 0x0, aruser = 0x0# EXAMPLE TEST 1 : READ DATA = 
0x03d3c3b3a393837363534333231302f2e2d2c2b2a292827262524232221201f1e1d1c1b1a191817161514131
211100f0e0d0c0b0a09080706050403020100, vresponse = 0x00000000
# ----------------------------------------------------
# Peripheral Verification Completed Successfully
# ----------------------------------------------------
```
At the AXI4 bus interface, my_axi_ip is another master that does a continuous single READ and single WRITE to BFM_MEMORY.

Figure 14: **my_axi_ip Waveform**

In [Figure 14,](#page-52-0) my_axi_ip issues Read commands and BFM_MEMORY responds with read data. In addition, my_axi_ip issues Write commands with the date and BFM_MEMORY responds WREADY to accept the date from the master

At the AXI4-Lite bus interface, the BFM_Lite_Processor is the master that performs single-transfer Write and Read transactions to my_axi_ip.

Figure 15: **BFM_Lite_Processor Write Waveform**

In [Figure 15](#page-52-1), BFM_Lite_Processor is performing a single Write at address 0x30000000 with data = 0x03020100. my_axi_ip responds with WREAD/WVALID signals for each of the Write transactions from the master.

Figure 16: **BFM_Lite_Processor Read Waveform**

In [Figure 16](#page-53-3), BFM_Lite_Processor issues a single Read command to my_axi_ip, and my_axi_ip responds with read data.

As a result of these transactions, the ModelSim console outputs:

```
# ----------------------------------------------------
# Full Registers write followed by a full Registers read
# ----------------------------------------------------
# Writing to Slave Register addr=0x30000000 data=0x03020100
# Reading from Slave Register addr=0x30000000 data=0x03020100
```
References

These documents provide supplemental material useful with this product guide:

- 1. [DS768,](www.xilinx.com/support/documentation/axi_ip_documentation.htm) *LogiCORE IP AXI Interconnect Data Sheet*
- 2. [UG814](http://www.xilinx.com/cgi-bin/docs/rdoc?v=2012.2;t=vivado+userguides), *Vivado Design Suite Getting Started Guide*
- 3. *ARM® AMBA® AXI Protocol v2.0 Specification* (ARM IHI 0022C) <http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ihi0022c/index.html>
- 4. *Cadence AXI UVC User Guide* (VIPP 9.2/VIPP 10.2 releases)

Technical Support

Xilinx provides technical support at www.xilinx.com/support for this LogiCORE IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled DO NOT MODIFY.

See the IDS Embedded Edition Derivative Device Support web page (www.xilinx.com/ise/embedded/ddsupport.htm) for a complete list of supported derivative devices for this core.

Licensing Ordering Information

This Xilinx LogiCORE IP module is provided under the terms of the [Xilinx Core License Agreement.](http://www.xilinx.com/ipcenter/doc/xilinx_click_core_site_license.pdf) The module is shipped as part of the Vivado Design Suite and ISE Design Suite. For full access to all core functionalities in simulation, you must purchase a license for the core. Contact your local Xilinx sales representative for information on pricing and availability.

For more information, visit the AXI Bus Functional Model [web page.](http://www.xilinx.com/products/intellectual-property/DO-AXI-BFM.htm)

Information about other Xilinx LogiCORE IP modules is available at the [Xilinx Intellectual Property](http://www.xilinx.com/products/intellectual-property/index.htm) page. For information on pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your [local Xilinx](http://www.xilinx.com/company/contact/index.htm) [sales representative](http://www.xilinx.com/company/contact/index.htm).

Revision History

Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.