UltraScale Architecture Integrated Block for 100G Ethernet v1.3

LogiCORE IP Product Guide

Vivado Design Suite

PG165 October 1, 2014





Table of Contents

IP Facts

Chapter 1: Overview

Feature Summary	5
Licensing and Ordering Information	7

Chapter 2: Product Specification

Typical Operation	10
Statistics Gathering	10
Testability Functions	10
Pause Operation	11
Standards	11
Performance	11
Resource Utilization	12
Port Descriptions	12
Attribute Descriptions	37

Chapter 3: Designing with the Core

Clocking	44
Resets	45
Protocol Description	47
PCS	47
MAC	50
1588v2 Timestamping	70
Transceiver Selection Rules	75
Dynamic Reconfiguration Port	75

Chapter 4: Design Flow Steps

Customizing and Generating the Core	85
Constraining the Core	94
Simulation	95
Synthesis and Implementation	96



Chapter 5: Example Design

Overview	97
User Interface	99
Modes of Operation	101
Transaction Flow	103
Use Case for Different Modes	111
Simulating the Example Design	116
Synthesizing and Implementing the Example Design	117

Appendix A: Migrating and Upgrading

Migrating to the Vivado Design Suite	118
Upgrading in the Vivado Design Suite	118

Appendix B: Debugging

Finding Help on Xilinx.com	119
Vivado Lab Tools	121
Simulation Debug	121
Hardware Debug	122
Interface Debug	124
Protocol Debug.	125

Appendix C: Additional Resources and Legal Notices

Xilinx Resources	127
References	127
Revision History	128
Please Read: Important Legal Notices	128

IP Facts



Introduction

The Xilinx® UltraScale[™] architecture integrated block for the LogiCORE[™] IP 100G Ethernet (CMAC) core provides a high performance, low latency 100 Gb/s Ethernet port that allows for a wide range of user customization and statistics gathering. The dedicated block provides both the 100G MAC and PCS logic with support for *IEEE 1588-2008* [Ref 1] two-step hardware timestamping.

The 100G Ethernet core provides three configurations: (CAUI-10) 10x10.3125G, (CAUI-4) 4x25.78125G, and switchable CAUI-4 and CAUI-10 mode. The 100G Ethernet core is designed to the *IEEE std 802.3-2012* [Ref 2] specification for 100G Ethernet.

Features

- Supports CAUI-10, CAUI-4, and switchable CAUI-4 and CAUI-10 modes
- 512-bit segmented local bus (LBUS) user interface at ~322 MHz
- 32-bit interface to the serial transceiver for CAUI-10 lanes and 80-bit interface to the serial transceiver for CAUI-4 lanes
- IEEE 1588-2008 [Ref 1] one-step and two-step hardware timestamping at ingress and egress at full 80-bits
- Pause frame processing including priority based flow control per *IEEE std 802.3-2012* Annex 31 [Ref 2]
- Dynamic and static deskew support

See Feature Summary in Chapter 1 for a list of more features.

LogiCORE IP Facts Table				
Core Specifics				
Supported Device Family ⁽¹⁾	Virtex® UltraScale Architecture			
Supported User Interfaces	Segmented LBUS			
Resources	Table 2-2			
	Provided with Core			
Design Files	Verilog			
Example Design	Verilog			
Test Bench	Verilog			
Constraints File	Xilinx Design Constraints (XDC)			
Simulation Model	Verilog			
Supported S/W Driver	N/A			
Т	ested Design Flows ⁽²⁾			
Design Entry	Vivado® Design Suite			
Simulation	For supported simulators, see the Xilinx Design Tools: Release Notes Guide.			
Synthesis Vivado synthesis				
Support				
Provided by Xilinx @ <u>www.xilinx.com/support</u>				

Notes:

- 1. For a complete list of supported devices, see the Vivado IP catalog.
- 2. For the supported versions of the tools, see the Xilinx Design Tools: Release Notes Guide.



Chapter 1



Overview

This product guide describes the function and operation of the Xilinx® UltraScale[™] architecture integrated block for the 100G Ethernet core, including how to design, customize and implement it.

The core is designed to *IEEE std 802.3-2012* [Ref 2] specification with an option for *IEEE 1588-2008* [Ref 1] hardware timestamping. The core instantiates the UltraScale architecture integrated block for 100G Ethernet. This core simplifies the design process and reduces time to market.

Although the core is a fully-verified solution, implementing a complete design varies depending on the configuration and functionality of the application. See Chapter 2, Product Specification for details on the core.



RECOMMENDED: For the best results, previous experience building high performance, pipelined FPGA designs using Xilinx implementation design tools and constraint files is recommended.



IMPORTANT: CAUI-4 and switchable CAUI-10/CAUI-4 require GTY transceivers that are available only in Virtex® UltraScale devices.

Feature Summary

- One-step and Two-step IEEE 1588-2008 [Ref 1] hardware timestamping with transparent clock support
- 20 PCS lanes (PCSLs) for the 100G Ethernet core
- GTY or GTH transceivers used for UltraScale devices
- PCS Lane marker framing and de-framing including reordering of each PCS lane
- Link status and alignment monitoring reporting
- 64B/66B decoding and encoding as defined in *IEEE std 802.3-2012* Clause 82 [Ref 2]
- Scrambling and descrambling using $x^{58} + x^{39} + 1$ polynomial
- Inter-Packet gap (IPG) insertion and deletion as required by IEEE std 802.3-2012 Clause 82 [Ref 2]



- Optional frame check sequence (FCS) calculation and addition in the transmit direction
- FCS checking and optional FCS removal in the receive direction
- Support for 802.3x and priority-based pause operation
- DRP interface for dynamic reconfiguration of the core
- Detailed statistics gathering
 - Total bytes
 - Total packets
 - Good bytes
 - Good packets
 - Unicast packets
 - Multicast packets
 - Broadcast packets
 - Pause packets
 - Virtual local area network (VLAN) tagged packets
 - 64B/66B code violations
 - Bad preambles
 - Bad FCS
 - Packet histogram for packets sized between:
 - 64
 - 65-127
 - 128-255
 - 256-511
 - 512-1023
 - 1024-1518
 - 1519-1522
 - 1523-1548
 - 1549-2047
 - 2048-4095
 - 4096-8191
 - 8192-9215



Licensing and Ordering Information

This Xilinx LogiCORE[™] IP module is provided under the terms of the <u>Xilinx Core License</u> <u>Agreement</u>. The module is shipped as part of the Vivado® Design Suite. For full access to all core functionalities in simulation and in hardware, you must obtain a free license for the core. Contact your <u>local Xilinx sales representative</u> for information about pricing and availability.

For more information, visit the Integrated Block for 100G Ethernet product web page.

Chapter 2



Product Specification

The UltraScale[™] architecture integrated 100 Gb/s Ethernet MAC block is a single core capable of 100 Gb/s Ethernet operation. The core connects to the serial transceivers at defined rates of 10.3125 Gb/s for CAUI-10 interface and 25.78125 Gb/s for CAUI-4.

Table 2-1 defines the integrated block for the 100 Gb/s Ethernet solution.

Protocol	Lane Width	Line Rate SerDes		SerDes Width	
CAUI-10	x10 10.3125 Gb/s		10.3125 Gb/s GTH GTY		
CAUI-4	x4	25.78125 Gb/s ⁽²⁾	GTY ⁽¹⁾	80b	
Runtime Switchable CAUI-4/ CAUI-10	CAUI-10: x10 CAUI-4: x4	CAUI-10: 10.3125 Gb/s CAUI-4: 25.78125 Gb/s	GTY ⁽¹⁾	CAUI-10: 32b CAUI-4: 80b	

Table 2-1: Integrated Block for the 100 Gb/s Ethernet Solution

1. CAUI-4 and switchable CAUI-10/CAUI-4 require GTY transceivers that are available only in Virtex® UltraScale devices.

2. The line rate of 25.78125 Gb/s is available on select devices. Virtex UltraScale devices in typical speed grades.



IMPORTANT: The integrated 1588 1-step timestamping feature is not available in this version.

The LogiCORE[™] IP UltraScale architecture integrated 100 Gb/s Ethernet MAC/PCS core instantiates the 100 Gb/s Ethernet core along with the necessary GTH or GTY transceivers and provides an example of how the two blocks are connected together, along with the reset and clocking for those blocks.

The integrated block is designed to IEEE std 802.3-2012 [Ref 2].

Figure 2-1 illustrates the following interfaces to the integrated 100 Gb/s Ethernet block.

- Serial transceiver interface
- User-side transmit and receive LBUS interface
- Pause processing
- *IEEE 1588-2008* [Ref 1] timestamping interface



- Status/Control interface
- DRP interface used for configuration




Figure 2-1: Block Diagram of the Integrated Block for 100 Gb/s Ethernet



Typical Operation

The 100G Ethernet core handles all protocol related functions to communicate to the other devices PCS and Ethernet MAC interface. This includes handshaking, synchronizing and error checking. You provide packet data through the Local Bus (LBUS) TX interface and receive packet data from the LBUS RX interface. The LBUS is designed to match commonly used packet bus protocols made common by the SPI4.2 and Interlaken protocols. A detailed description is given in User Side LBUS Interface in Chapter 3.

The core is designed to be flexible and used in many different applications. The RX path does not perform any buffering other than the pipelining required to perform the required operations. Received data is passed directly to the user interface in a cut-through manner, thus allowing you the flexibility to implement any required buffering scheme. Also, the core TX path consists of a single pipeline with minimal buffering to provide reliable cut-through operation.

Statistics Gathering

The 100G Ethernet core provides a flexible and user-friendly mechanism for gathering statistics. For all the supported statistics, the core has an output signal (or bus if needed) that indicates an increment value for the statistic in a given clock cycle. This allows the increment value to build the required counter mechanism. This mechanism allows you to select which statistics are required in the system without having the cost overhead of a full set of counters. Additionally, and more importantly, you can implement any counter and statistics gathering mechanism required by the system. For example, you can build 32-bit or 64-bit counters as needed, or implement clear-on-read or saturated counters, as required.

For the purposes of TX statistics, good packets are defined as packets without FCS or other errors; bad packets are defined as packets with FCS or any other error.

For the purposes of RX statistics, good packets are defined as packets without FCS or other errors including length error, bad packets are defined as packets with FCS or any other error. The length field error includes length field error, oversize and undersize packets.

Testability Functions

The 100G Ethernet core implements the test pattern generation and checking as defined in Clause 82.2.10 (Test-pattern generators) and Clause 82.2.17 (Test-pattern checker). See the IEEE 802.3 documents for details.





Pause Operation

The 100G Ethernet core is capable of handling 802.3x and priority-based pause operation. The RX path parses pause packets and presents the extracted quanta on the status interface; the TX path can accept pause packet requests from the control interface and will inject the requested packets into the data stream. Both global pause packets and priority-based pause packets are handled. Details are described in Pause Processing Interface in Chapter 3.

Note: "802.3x" and "global pause" are used interchangeably throughout the document.

Standards

The 100G Ethernet core is designed to be compliant with the *IEEE std 802.3-2012* [Ref 2] specification. The timestamping feature is designed to be compliant with the *IEEE 1588-2008* [Ref 1].

Performance

The LogiCORE IP 100G Ethernet core is designed to operate with the performance characteristics of the CMAC primitive it instantiates.

Maximum Frequencies

See the Virtex UltraScale Architecture Data Sheet: DC and AC Switching Characteristics (DS893) [Ref 3] for the maximum frequencies allowed on 100G Ethernet core specified by speed grade.



IMPORTANT: A free-running clock input, init_clk, is required for the transceiver portion of the LogiCORE IP 100G Ethernet core. See the UltraScale FPGAs Transceiver Wizards (PG182) [Ref 4] for more information on the gtwiz_reset_clk_freerun_in input port.



Resource Utilization

Resources required for the UltraScale architecture integrated 100 Gb/s Ethernet MAC core have been estimated for the Virtex UltraScale devices. These values were generated using the Vivado® Design Suite. The resources listed in Table 2-2 are for the default core configuration.

CMAC Configuration	Lanes	GTHE3	GTYE3	Clocking Resources	FF ⁽¹⁾	LUT ⁽¹⁾
CAUI-10	10	10	N/A	2	1490	1171
Switchable CAUI-10 and CAUI-4	10	N/A	10	2	3853	1631
CAUI-4	4	N/A	4	2	1490	927

Note:

1. Numbers are post-synthesis and for the default core configuration. Actual FF and LUT utilization values vary based on specific configurations.

Port Descriptions

Table 2-3 provides a detailed description of the UltraScale device 100G Ethernet core ports.



IMPORTANT: CAUI-4 and switchable CAUI-10/CAUI-4 require GTY transceivers that are available only in Virtex UltraScale devices. The integrated 1588 1-step hardware timestamping feature is not available in this version.

Table 2-3: UltraScale Device 100G Ethernet Core Ports

Name	Direction	Description
	Transce	eiver I/O
RX_SERDES_ALT_DATA0[15:0]	Input	16-bit group of the Receive data bus from SerDes0. There are 10 RX_SERDES_DATA buses; one bus for each SerDes lane, and each bus has either 80 or 32 bits depending on whether operation is in CAUI-4 or CAUI-10 mode respectively. The first 4 SerDes lanes can operate at 80 bits or 32 bits, and the remaining 6 lanes operate at 32 bits. The 32 LSBs of the first 4 lanes are used in CAUI-10 mode. The mapping of the 80 bits, comprised of a 16-bit group and a 64-bit group, is not obvious. See PCS Lane Multiplexing in Chapter 3 for details.
RX_SERDES_ALT_DATA1[15:0]	Input	16-bit group of the Receive data bus from SerDes1.
RX_SERDES_ALT_DATA2[15:0]	Input	16-bit group of the Receive data bus from SerDes2.
RX_SERDES_ALT_DATA3[15:0]	Input	16-bit group of the Receive data bus from SerDes3.



Name	Direction	Description
RX_SERDES_DATA0[63:0]	Input	64-bit group of the Receive data bus from SerDes0
RX_SERDES_DATA1[63:0]	Input	64-bit group of the Receive data bus from SerDes1.
RX_SERDES_DATA2[63:0]	Input	64-bit group of the Receive data bus from SerDes2
RX_SERDES_DATA3[63:0]	Input	64-bit group of the Receive data bus from SerDes3
RX_SERDES_DATA4[31:0]	Input	Data bus from SerDes4.
RX_SERDES_DATA5[31:0]	Input	Data bus from SerDes5.
RX_SERDES_DATA6[31:0]	Input	Data bus from SerDes6.
RX_SERDES_DATA7[31:0]	Input	Data bus from SerDes7.
RX_SERDES_DATA8[31:0]	Input	Data bus from SerDes8.
RX_SERDES_DATA9[31:0]	Input	Data bus from SerDes9.
TX_SERDES_ALT_DATA0[15:0]	Output	16-bit group of the Transmit data bus to SerDes0. There are 10 TX_SERDES_DATA buses; one bus for each SerDes lane, and each bus has either 80 or 32 bits depending on whether operation is in CAUI-4 or CAUI-10 mode respectively. The first four SerDes lanes can operate at 80 bits or 32 bits, and the remaining six lanes operate at 32 bits. The 32 LSBs of the first four lanes are used in CAUI-10 mode. The mapping of the 80 bits, comprised of a 16-bit group and a 64-bit group, is not obvious. See PCS Lane Multiplexing in Chapter 3 for details.
TX_SERDES_ALT_DATA1[15:0]	Output	16-bit group of the Transmit data bus to SerDes1.
TX_SERDES_ALT_DATA2[15:0]	Output	16-bit group of the Transmit data bus to SerDes2.
TX_SERDES_ALT_DATA3[15:0]	Output	16-bit group of the Transmit data bus to SerDes3.
TX_SERDES_DATA0[63:0]	Output	64-bit group of the Transmit data bus to SerDes0
TX_SERDES_DATA1[63:0]	Output	64-bit group of the Transmit data bus to SerDes1
TX_SERDES_DATA2[63:0]	Output	64-bit group of the Transmit data bus to SerDes2
TX_SERDES_DATA3[63:0]	Output	64-bit group of the Transmit data bus to SerDes3
TX_SERDES_DATA4[31:0]	Output	Data bus to SerDes4.
TX_SERDES_DATA5[31:0]	Output	Data bus to SerDes5.
TX_SERDES_DATA6[31:0]	Output	Data bus to SerDes6.
TX_SERDES_DATA7[31:0]	Output	Data bus to SerDes7.
TX_SERDES_DATA8[31:0]	Output	Data bus to SerDes8.
TX_SERDES_DATA9[31:0]	Output	Data bus to SerDes9.
RX_SERDES_CLK[9:0]	Input	Recovered clock of each SerDes lane. The RX_SERDES_DATA bus for each lane is synchronized to the positive edge of the corresponding bit of this bus.



Name	Direction	Description
RX_SERDES_RESET[9:0]	Input	Reset for each RX SerDes lane. The recovered clock for each SerDes lane has associated with it an active-High reset. This signal should be 1 whenever the associated recovered clock is not operating at the correct frequency. Generally this signal is derived from a PLL lock signal. This reset signal should be held in reset until the GT is finished its initialization and the RX_SERDES_CLK is stable.
	LBUS Interface – (Clock/Reset Signals
TX_CLK	Input	TX clock. All TX signals between the UltraScale device 100G Ethernet core and the user-side logic are synchronized to the positive edge of this signal. The clock frequency is equal to the line rate divided by the SerDes width. This frequency is nominally 322.265625 MHz.
RX_CLK	Input	RX clock. All RX signals between the UltraScale device 100G Ethernet core and the user-side logic are synchronized to the positive edge of this signal. The frequency of this clock should be the same as the TX clock.
RX_RESET	Input	Reset for the RX circuits. This signal is active-High (1 = reset) and must be held High until RX_CLK is stable.The UltraScale architecture 100G Ethernet core handles synchronizing the RX_RESET input to the appropriate clock domains within the 100G Ethernet core.
TX_RESET	Input	Reset for the TX circuits. This signal is active-High (1 = reset) and must be held High until TX_CLK is stable. The UltraScale architecture 100G Ethernet core handles synchronizing the TX_RESET input to the appropriate clock domains within the 100G Ethernet core.
	LBUS Interface	– RX Path Signals
RX_DATAOUT0[127:0]	Output	Receive segmented LBUS Data for segment 0. The value of this bus is only valid in cycles that RX_ENAOUT0 is sampled as 1.
RX_DATAOUT1[127:0]	Output	Receive segmented LBUS Data for segment1.
RX_DATAOUT2[127:0]	Output	Receive segmented LBUS Data for segment2.
RX_DATAOUT3[127:0]	Output	Receive segmented LBUS Data for segment3.
RX_ENAOUT0	Output	Receive LBUS Enable for segment0. This signal qualifies the other signals of the RX segmented LBUS Interface. Signals of the RX LBUS Interface are only valid in cycles in which RX_ENAOUT is sampled as a 1.
RX_ENAOUT1	Output	Receive LBUS Enable for segment1.
RX_ENAOUT2	Output	Receive LBUS Enable for segment2.



Table 2-3:	UltraScale Device 100G Ethernet Core Ports (Cont'd)
------------	---

Name	Direction	Description
RX_ENAOUT3	Output	Receive LBUS Enable for segment3.
RX_SOPOUT0	Output	Receive LBUS Start-Of-Packet for segment0. This signal indicates the Start Of Packet (SOP) when it is sampled as a 1 and is only valid in cycles in which RX_ENAOUT is sampled as a 1.
RX_SOPOUT1	Output	Receive LBUS Start-Of-Packet for segment1.
RX_SOPOUT2	Output	Receive LBUS Start-Of-Packet for segment2.
RX_SOPOUT3	Output	Receive LBUS Start-Of-Packet for segment3.
RX_EOPOUT0	Output	Receive LBUS End-Of-Packet for segment0. This signal indicates the End Of Packet (EOP) when it is sampled as a 1 and is only valid in cycles in which RX_ENAOUT is sampled as a 1.
RX_EOPOUT1	Output	Receive LBUS End-Of-Packet for segment1.
RX_EOPOUT2	Output	Receive LBUS End-Of-Packet for segment2.
RX_EOPOUT3	Output	Receive LBUS End-Of-Packet for segment3.
RX_ERROUT0	Output	Receive LBUS Error for segment0. This signal indicates that the current packet being received has an error when it is sampled as a 1. This signal is only valid in cycles when both RX_ENAOUT and RX_EOPOUT are sampled as a 1. When this signal is a value of 0, it indicates that there is no error in the packet being received.
RX_ERROUT1	Output	Receive LBUS Error for segment1.
RX_ERROUT2	Output	Receive LBUS Error for segment2.
RX_ERROUT3	Output	Receive LBUS Error for segment3.
RX_MTYOUT0[3:0]	Output	Receive LBUS Empty for segment0. This bus indicates how many bytes of the RX_DATAOUT bus are empty or invalid for the last transfer of the current packet. This bus is only valid in cycles when both RX_ENAOUT and RX_EOPOUT are sampled as 1. When RX_ERROUT and RX_ENAOUT are sampled as 1, the value of RX_MTYOUT [3:0] is always 000. Other bits of RX_MTYOUT are as usual.
RX_MTYOUT1[3:0]	Output	Receive LBUS Empty for segment1.
RX_MTYOUT2[3:0]	Output	Receive LBUS Empty for segment2.
RX_MTYOUT3[3:0]	Output	Receive LBUS Empty for segment3.



Name	Direction	Description		
LBUS Interface – TX Path Signals				
TX_RDYOUT	Output	Transmit LBUS Ready. This signal indicates whether the dedicated 100G Ethernet core TX path is ready to accept data and provides back-pressure to the user logic. A value of 1 means the user logic can pass data to the UltraScale architecture 100G Ethernet core. A value of 0 means the user logic must stop transferring data to the UltraScale architecture 100G Ethernet core within a certain number of cycles or there will be an overflow.		
TX_OVFOUT	Output	Transmit LBUS Overflow. This signal indicates whether you have violated the back pressure mechanism provided by the TX_RDYOUT signal. If TX_OVFOUT is sampled as a 1, a violation has occurred. It is up to you to design the rest of the user logic to not overflow the TX interface. In the event of an overflow condition, the TX path must be reset.		
TX_UNFOUT	Output	Transmit LBUS Underflow. This signal indicates whether you have under-run the LBUS interface. If TX_UNFOUT is sampled as 1, a violation has occurred meaning the current packet is corrupted. Error control blocks are transmitted as long as the underflow condition persists. It is up to the user logic to ensure a complete packet is input to the core without under-running the LBUS interface.		
TX_DATAIN0[127:0]	Input	Transmit segmented LBUS Data for segment0. This bus receives input data from the user logic. The value of the bus is captured in every cycle that TX_ENAIN is sampled as 1.		
TX_DATAIN1[127:0]	Input	Transmit segmented LBUS Data for segment1.		
TX_DATAIN2[127:0]	Input	Transmit segmented LBUS Data for segment2.		
TX_DATAIN3[127:0]	Input	Transmit segmented LBUS Data for segment3.		
TX_ENAIN0	Input	Transmit LBUS Enable for segment0. This signal is used to enable the TX LBUS Interface. All signals on this interface are sampled only in cycles in which TX_ENAIN is sampled as a 1.		
TX_ENAIN1	Input	Transmit LBUS Enable for segment1.		
TX_ENAIN2	Input	Transmit LBUS Enable for segment2.		
TX_ENAIN3	Input	Transmit LBUS Enable for segment3.		
TX_SOPIN0	Input	Transmit LBUS Start Of Packet for segment0. This signal is used to indicate the Start Of Packet (SOP) when it is sampled as a 1 and is 0 for all other transfers of the packet. This signal is sampled only in cycles in which TX_ENAIN is sampled as a 1.		
TX_SOPIN1	Input	Transmit LBUS Start Of Packet for segment1.		



Table 2-3:	UltraScale Device 100G Ethernet Core Ports (Cont'd)
------------	---

Name	Direction	Description
TX_SOPIN2	Input	Transmit LBUS Start Of Packet for segment2.
TX_SOPIN3	Input	Transmit LBUS Start Of Packet for segment3.
TX_EOPIN0	Input	Transmit LBUS End Of Packet for segment0. This signal is used to indicate the End Of Packet (EOP) when it is sampled as a 1 and is 0 for all other transfers of the packet. This signal is sampled only in cycles in which TX_ENAIN is sampled as a 1.
TX_EOPIN1	Input	Transmit LBUS End Of Packet for segment1.
TX_EOPIN2	Input	Transmit LBUS End Of Packet for segment2.
TX_EOPIN3	Input	Transmit LBUS End Of Packet for segment3.
TX_ERRINO	Input	Transmit LBUS Error for segment0. This signal is used to indicate a packet contains an error when it is sampled as a 1 and is 0 for all other transfers of the packet. This signal is sampled only in cycles in which TX_ENAIN and TX_EOPIN are sampled as 1. When this signal is sampled as a 1, the last data word is replaced with the IEEE standard 802.3-2012 Error Code control word that guarantees the partner device receives the packet in error. If a packet is input with this signal set to a 1, the FCS checking and reporting is disabled (only for that packet).
TX_ERRIN1	Input	Transmit LBUS Error for segment1.
TX_ERRIN2	Input	Transmit LBUS Error for segment2.
TX_ERRIN3	Input	Transmit LBUS Error for segment3.
TX_MTYIN0[3:0]	Input	Transmit LBUS Empty for segment0. This bus is used to indicate how many bytes of the TX_DATAIN bus are empty or invalid for the last transfer of the current packet. This bus is sampled only in cycles that TX_ENAIN and TX_EOPIN are sampled as 1. When TX_EOPIN and TX_ERRIN are sampled as 1, the value of TX_MTYIN[2:0] is ignored as treated as if it was 000. The other bits of TX_MTYIN are used as usual.
TX_MTYIN1[3:0]	Input	Transmit LBUS Empty for segment1.
TX_MTYIN2[3:0]	Input	Transmit LBUS Empty for segment2.
TX_MTYIN3[3:0]	Input	Transmit LBUS Empty for segment3.



Name	Direction	Description
LBUS Interfa	ace – TX Pat	h Control/Status Signals
CTL_TX_ENABLE	Input	TX Enable. This signal is used to enable the transmission of data when it is sampled as a 1. When sampled as a 0, only idles are transmitted by the UltraScale architecture 100G Ethernet core. This input should not be set to 1 until the receiver it is sending data to (that is, the receiver in the other device) is fully aligned and ready to receive data (that is, the other device is not sending a remote fault condition). Otherwise, loss of data can occur. If this signal is set to 0 while a packet is being transmitted, the current packet transmission is completed and then the 100G Ethernet core stops transmitting any more packets.
CTL_TX_SEND_RFI	Input	Transmit Remote Fault Indication (RFI) code word. If this input is sampled as a 1, the TX path only transmits Remote Fault code words. This input should be set to 1 until the RX path is fully aligned and is ready to accept data from the link partner.
CTL_TX_SEND_IDLE	Input	Transmit Idle code words. If this input is sampled as a 1, the TX path only transmits Idle code words. This input should be set to 1 when the partner device is sending Remote Fault Indication (RFI) code words.
STAT_TX_LOCAL_FAULT	Output	A value of 1 indicates the receive decoder state machine is in the TX_{INIT} state. This output is level sensitive.
LBUS Interfa	ace – RX Pat	h Control/Status Signals
CTL_RX_ENABLE	Input	RX Enable. For normal operation, this input must be set to 1. When this input is set the to 0, after the RX completes the reception of the current packet (if any), it stops receiving packets by keeping the PCS from decoding incoming data. In this mode, there are no statistics reported and the LBUS interface is idle.
CTL_RX_FORCE_RESYNC	Input	RX force resynchronization input. This signal is used to force the RX path to reset, re-synchronize, and realign. A value of 1 forces the reset operation. A value of 0 allows normal operation. Note: This input should normally be Low and should only be pulsed (one cycle minimum pulse) to force realignment.



Name	Direction	Description
STAT_RX_FRAMING_ERR_0[3:0]	Output	RX sync header bits framing error for lane 0. Each PCS Lane has a four-bit bus that indicates how many sync header errors were received for that PCS Lane. The value of the bus is only valid when the corresponding STAT_RX_FRAMING_ERR_VALID_[19:0] is a 1. The values on these buses can be updated at any time and are intended to be used as increment values for sync header error counters.
STAT_RX_FRAMING_ERR_1[3:0]	Output	RX sync header bits framing error for lane 1.
STAT_RX_FRAMING_ERR_2[3:0]	Output	RX sync header bits framing error for lane 2.
STAT_RX_FRAMING_ERR_3[3:0]	Output	RX sync header bits framing error for lane 3.
STAT_RX_FRAMING_ERR_4[3:0]	Output	RX sync header bits framing error for lane 4.
STAT_RX_FRAMING_ERR_5[3:0]	Output	RX sync header bits framing error for lane 5.
STAT_RX_FRAMING_ERR_6[3:0]	Output	RX sync header bits framing error for lane 6.
STAT_RX_FRAMING_ERR_7[3:0]	Output	RX sync header bits framing error for lane 7.
STAT_RX_FRAMING_ERR_8[3:0]	Output	RX sync header bits framing error for lane 8.
STAT_RX_FRAMING_ERR_9[3:0]	Output	RX sync header bits framing error for lane 9.
STAT_RX_FRAMING_ERR_10[3:0]	Output	RX sync header bits framing error for lane 10.
STAT_RX_FRAMING_ERR_11[3:0]	Output	RX sync header bits framing error for lane 11.
STAT_RX_FRAMING_ERR_12[3:0]	Output	RX sync header bits framing error for lane 12.
STAT_RX_FRAMING_ERR_13[3:0]	Output	RX sync header bits framing error for lane 13.
STAT_RX_FRAMING_ERR_14[3:0]	Output	RX sync header bits framing error for lane 14.
STAT_RX_FRAMING_ERR_15[3:0]	Output	RX sync header bits framing error for lane 15.
STAT_RX_FRAMING_ERR_16[3:0]	Output	RX sync header bits framing error for lane 16.
STAT_RX_FRAMING_ERR_17[3:0]	Output	RX sync header bits framing error for lane 17.
STAT_RX_FRAMING_ERR_18[3:0]	Output	RX sync header bits framing error for lane 18.
STAT_RX_FRAMING_ERR_19[3:0]	Output	RX sync header bits framing error for lane 19.
STAT_RX_FRAMING_ERR_VALID_0	Output	Valid indicator for STAT_RX_FRAMING_ERR_0[3:0]. When this output is sampled as a 1, the value on the corresponding STAT_RX_FRAMING_ERR_0[3:0] is valid.
STAT_RX_FRAMING_ERR_VALID_1	Output	Valid indicator for STAT_RX_FRAMING_ERR_1[3:0].
STAT_RX_FRAMING_ERR_VALID_2	Output	Valid indicator for STAT_RX_FRAMING_ERR_2[3:0].
STAT_RX_FRAMING_ERR_VALID_3	Output	Valid indicator for STAT_RX_FRAMING_ERR_3[3:0].
STAT_RX_FRAMING_ERR_VALID_4	Output	Valid indicator for STAT_RX_FRAMING_ERR_4[3:0].
STAT_RX_FRAMING_ERR_VALID_5	Output	Valid indicator for STAT_RX_FRAMING_ERR_5[3:0].
STAT_RX_FRAMING_ERR_VALID_6	Output	Valid indicator for STAT_RX_FRAMING_ERR_6[3:0].
STAT_RX_FRAMING_ERR_VALID_7	Output	Valid indicator for STAT_RX_FRAMING_ERR_7[3:0].



Name	Direction	Description
STAT_RX_FRAMING_ERR_VALID_8	Output	Valid indicator for STAT_RX_FRAMING_ERR_8[3:0].
STAT_RX_FRAMING_ERR_VALID_9	Output	Valid indicator for STAT_RX_FRAMING_ERR_9[3:0].
STAT_RX_FRAMING_ERR_VALID_10	Output	Valid indicator for STAT_RX_FRAMING_ERR_10[3:0].
STAT_RX_FRAMING_ERR_VALID_11	Output	Valid indicator for STAT_RX_FRAMING_ERR_11[3:0].
STAT_RX_FRAMING_ERR_VALID_12	Output	Valid indicator for STAT_RX_FRAMING_ERR_12[3:0].
STAT_RX_FRAMING_ERR_VALID_13	Output	Valid indicator for STAT_RX_FRAMING_ERR_13[3:0].
STAT_RX_FRAMING_ERR_VALID_14	Output	Valid indicator for STAT_RX_FRAMING_ERR_14[3:0].
STAT_RX_FRAMING_ERR_VALID_15	Output	Valid indicator for STAT_RX_FRAMING_ERR_15[3:0].
STAT_RX_FRAMING_ERR_VALID_16	Output	Valid indicator for STAT_RX_FRAMING_ERR_16[3:0].
STAT_RX_FRAMING_ERR_VALID_17	Output	Valid indicator for STAT_RX_FRAMING_ERR_17[3:0].
STAT_RX_FRAMING_ERR_VALID_18	Output	Valid indicator for STAT_RX_FRAMING_ERR_18[3:0].
STAT_RX_FRAMING_ERR_VALID_19	Output	Valid indicator for STAT_RX_FRAMING_ERR_19[3:0].
STAT_RX_LOCAL_FAULT	Output	This output is High when STAT_RX_INTERNAL_LOCAL_FAULT or STAT_RX_RECEIVED_LOCAL_FAULT is asserted. This output is level sensitive.
STAT_RX_SYNCED[19:0]	Output	Word Boundary Synchronized. These signals indicate whether a PCS lane is word boundary synchronized. A value of 1 indicates the corresponding PCS lane has achieved word boundary synchronization and it has received a PCS lane marker. Corresponds to MDIO register bit 3.52.7:0 and 3.53.11:0 as defined in Clause 82.3. This output is level sensitive.
STAT_RX_SYNCED_ERR[19:0]	Output	Word Boundary Synchronization Error. These signals indicate whether an error occurred during word boundary synchronization in the respective PCS lane. A value of 1 indicates that the corresponding PCS lane lost word boundary synchronization due to sync header framing bits errors or that a PCS lane marker was never received. This output is level sensitive.
STAT_RX_MF_LEN_ERR[19:0]	Output	PCS Lane Marker Length Error. These signals indicate whether a PCS Lane Marker length mismatch occurred in the respective lane (that is, PCS Lane Markers were received not every CTL_RX_VL_LENGTH_MINUS1 words apart). A value of 1 indicates that the corresponding lane is receiving PCS Lane Markers at wrong intervals. This output remains High until the error condition is removed.



Name	Direction	Description
STAT_RX_MF_REPEAT_ERR[19:0]	Output	PCS Lane Marker Consecutive Error. These signals indicate whether four consecutive PCS Lane Marker errors occurred in the respective lane. A value of 1 indicates an error in the corresponding lane. This output remains High until the error condition is removed.
STAT_RX_MF_ERR[19:0]	Output	PCS Lane Marker Word Error. These signals indicate that an incorrectly formed PCS Lane Marker Word was detected in the respective lane. A value of 1 indicates an error occurred. This output is pulsed for one clock cycle to indicate the error condition. Pulses can occur in back-to-back cycles.
STAT_RX_ALIGNED	Output	All PCS Lanes Aligned/De-Skewed. This signal indicates whether or not all PCS lanes are aligned and de-skewed. A value of 1 indicates all PCS lanes are aligned and de-skewed. When this signal is a 1, the RX path is aligned and can receive packet data. When this signal is 0, a local fault condition exists. Also corresponds to MDIO register bit 3.50.12 as defined in Clause 82.3. This output is level sensitive.
STAT_RX_STATUS	Output	PCS status. A value of 1 indicates that the PCS is aligned and not in HI_BER state. Corresponds to Management Data Input/Output (MDIO) register bit 3.32.12 as defined in Clause 82.3. This output is level sensitive.
STAT_RX_BLOCK_LOCK[19:0]	Output	Block lock status for each PCS lane. A value of 1 indicates that the corresponding lane has achieved block lock as defined in Clause 82. Corresponds to MDIO register bit 3.50.7:0 and 3.51.11:0 as defined in Clause 82.3. This output is level sensitive.
STAT_RX_ALIGNED_ERR	Output	Loss of Lane Alignment/De-Skew. This signal indicates that an error occurred during PCS lane alignment or PCS lane alignment was lost. A value of 1 indicates an error occurred. This output is level sensitive.
STAT_RX_MISALIGNED	Output	Alignment Error. This signal indicates that the lane aligner did not receive the expected PCS lane marker across all lanes. This signal is not asserted until the PCS lane marker has been received at least once across all lanes and at least one incorrect lane marker has been received. This occurs one metaframe after the error. This signal is not asserted if the lane markers have never been received correctly. Lane marker errors are indicated by the corresponding STAT_RX_MF_ERR signal. This output is pulsed for one clock cycle to indicate an error condition. Pulses can occur in back-to-back cycles.



Name	Direction	Description
STAT_RX_REMOTE_FAULT	Output	Remote fault indication status. If this bit is sampled as a 1, it indicates a remote fault condition was detected. If this bit is sampled as a 0, remote fault condition exist does not exist. This output is level sensitive.
STAT_RX_VL_NUMBER_0[4:0]	Output	The signal STAT_RX_VL_NUMBER_0[4:0] indicates which physical lane is receiving PCS lane 0. There are a total of 20 separate STAT_RX_VL_NUMBER[4:0] buses This bus is only valid when the corresponding bit of STAT_RX_VL_SYNCED[19:0] is a 1. These outputs are level sensitive.
STAT_RX_VL_NUMBER_1[4:0]	Output	This signal indicates which physical lane is receiving PCS lane 1.
STAT_RX_VL_NUMBER_2[4:0]	Output	This signal indicates which physical lane is receiving PCS lane 2.
STAT_RX_VL_NUMBER_3[4:0]	Output	This signal indicates which physical lane is receiving PCS lane 3.
STAT_RX_VL_NUMBER_4[4:0]	Output	This signal indicates which physical lane is receiving PCS lane 4.
STAT_RX_VL_NUMBER_5[4:0]	Output	This signal indicates which physical lane is receiving PCS lane 5.
STAT_RX_VL_NUMBER_6[4:0]	Output	This signal indicates which physical lane is receiving PCS lane 6.
STAT_RX_VL_NUMBER_7[4:0]	Output	This signal indicates which physical lane is receiving PCS lane 7.
STAT_RX_VL_NUMBER_8[4:0]	Output	This signal indicates which physical lane is receiving PCS lane 8.
STAT_RX_VL_NUMBER_9[4:0]	Output	This signal indicates which physical lane is receiving PCS lane 9.
STAT_RX_VL_NUMBER_10[4:0]	Output	This signal indicates which physical lane is receiving PCS lane 10.
STAT_RX_VL_NUMBER_11[4:0]	Output	This signal indicates which physical lane is receiving PCS lane 11.
STAT_RX_VL_NUMBER_12[4:0]	Output	This signal indicates which physical lane is receiving PCS lane 12.
STAT_RX_VL_NUMBER_13[4:0]	Output	This signal indicates which physical lane is receiving PCS lane 13.
STAT_RX_VL_NUMBER_14[4:0]	Output	This signal indicates which physical lane is receiving PCS lane 14.
STAT_RX_VL_NUMBER_15[4:0]	Output	This signal indicates which physical lane is receiving PCS lane 15.
STAT_RX_VL_NUMBER_16[4:0]	Output	This signal indicates which physical lane is receiving PCS lane 16.



Table 2-3:	UltraScale Device 100G Ethernet Core Ports (Cont'd)
------------	---

Name	Direction	Description
STAT_RX_VL_NUMBER_17[4:0]	Output	This signal indicates which physical lane is receiving PCS lane 17.
STAT_RX_VL_NUMBER_18[4:0]	Output	This signal indicates which physical lane is receiving PCS lane 18.
STAT_RX_VL_NUMBER_19[4:0]	Output	This signal indicates which physical lane is receiving PCS lane 19.
STAT_RX_VL_DEMUXED[19:0]	Output	PCS Lane Marker found. If a signal of this bus is sampled as 1, it indicates that the receiver has properly de-multiplexed that PCS lane. These outputs are level sensitive.
STAT_RX_BAD_FCS[4-1:0]	Output	Bad FCS indicator. A value of 1 indicates a packet was received with a bad FCS, but not a stomped FCS. A stomped FCS is defined as the bitwise inverse of the expected good FCS. This output is pulsed for one clock cycle to indicate an error condition. Pulses can occur in back-to-back cycles.
STAT_RX_STOMPED_FCS[4-1:0]	Output	Stomped FCS indicator. A value of 1 or greater indicates that one or more packets were received with a stomped FCS. A stomped FCS is defined as the bitwise inverse of the expected good FCS. This output is pulsed for one clock cycle to indicate the stomped condition. Pulses can occur in back-to-back cycles.
STAT_RX_TRUNCATED	Output	Packet truncation indicator. A value of 1 indicates that the current packet in flight is truncated due to its length exceeding CTL_RX_MAX_PACKET_LEN[14:0]. This output is pulsed for one clock cycle to indicate the truncated condition. Pulses can occur in back-to-back cycles.
STAT_RX_INTERNAL_LOCAL_FAULT	Output	This signal goes High when an internal local fault is generated due to any one of the following: test pattern generation, bad lane alignment, or high bit error rate. This signal remains High as long as the fault condition persists.
STAT_RX_RECEIVED_LOCAL_FAULT	Output	This signal goes High when enough local fault words are received from the link partner to trigger a fault condition as specified by the IEEE fault state machine. This signal remains High as long as the fault condition persists.



Name	Direction	Description		
STAT_RX_BIP_ERR_0	Output	BIP8 error indicator for PCS lane 0. A non-zero value indicates the BIP8 signature byte was in error for the corresponding PCS lane. A non-zero value is pulsed for one clock cycle. This output is pulsed for one clock cycle to indicate an error condition. Pulses can occur in back-to-back cycles.		
STAT_RX_BIP_ERR_1	Output	BIP8 error indicator for PCS lane 1.		
STAT_RX_BIP_ERR_2	Output	BIP8 error indicator for PCS lane 2.		
STAT_RX_BIP_ERR_3	Output	BIP8 error indicator for PCS lane 3.		
STAT_RX_BIP_ERR_4	Output	BIP8 error indicator for PCS lane 4.		
STAT_RX_BIP_ERR_5	Output	BIP8 error indicator for PCS lane 5.		
STAT_RX_BIP_ERR_6	Output	BIP8 error indicator for PCS lane 6.		
STAT_RX_BIP_ERR_7	Output	BIP8 error indicator for PCS lane 7.		
STAT_RX_BIP_ERR_8	Output	BIP8 error indicator for PCS lane 8.		
STAT_RX_BIP_ERR_9	Output	BIP8 error indicator for PCS lane 9.		
STAT_RX_BIP_ERR_10	Output	BIP8 error indicator for PCS lane 10.		
STAT_RX_BIP_ERR_11	Output	BIP8 error indicator for PCS lane 11.		
STAT_RX_BIP_ERR_12	Output	BIP8 error indicator for PCS lane 12.		
STAT_RX_BIP_ERR_13	Output	BIP8 error indicator for PCS lane 13.		
STAT_RX_BIP_ERR_14	Output	BIP8 error indicator for PCS lane 14.		
STAT_RX_BIP_ERR_15	Output	BIP8 error indicator for PCS lane 15.		
STAT_RX_BIP_ERR_16	Output	BIP8 error indicator for PCS lane 16.		
STAT_RX_BIP_ERR_17	Output	BIP8 error indicator for PCS lane 17.		
STAT_RX_BIP_ERR_18	Output	BIP8 error indicator for PCS lane 18.		
STAT_RX_BIP_ERR_19	Output	BIP8 error indicator for PCS lane 19.		
STAT_RX_HI_BER	Output	High Bit Error Rate (BER) indicator. When set to 1, the BER is too high as defined by the 802.3. Corresponds to MDIO register bit 3.32.1 as defined in Clause 82.3. This output is level sensitive.		
Misce	Miscellaneous Status/Control Signals			
STAT_RX_GOT_SIGNAL_OS	Output	Signal OS indication. If this bit is sampled as a 1, it indicates that a Signal OS word was received. Signal OS should not be received in an Ethernet network.		
CTL_RX_TEST_PATTERN	Input	Test pattern checking enable for the RX core. A value of 1 enables test mode as defined in Clause 82.2.18. Corresponds to MDIO register bit 3.42.2 as defined in Clause 82.3. Checks for scrambled idle pattern.		



Name	Direction	Description
CTL_TX_TEST_PATTERN	Input	Test pattern generation enable for the TX core. A value of 1 enables test mode as defined in Clause 82.2.18. Corresponds to MDIO register bit 3.42.3 as defined in Clause 82.3. Generates a scrambled idle pattern.
STAT_RX_TEST_PATTERN_MISMATCH[2:0]	Output	Test pattern mismatch increment. A non-zero value in any cycle indicates how many mismatches occurred for the test pattern in the RX core. This output is only active when CTL_RX_TEST_PATTERN is set to a 1. This output can be used to generate MDIO register 3.43.15:0 as defined in Clause 82.3. This output is pulsed for one clock cycle.
CTL_CAUI4_MODE	Input	When this input is High, the dedicated 100G Ethernet core operates in CAUI-4 mode and when Low in CAUI-10 mode.
CTL_TX_LANE0_VLM_BIP7_OVERRIDE	Input	When this input is High, the bip7 byte of the PCS lane0 marker is over-ridden by CTL_TX_LANE0_VLM_BIP7_OVERRIDE_VALUE[7:0]
CTL_TX_LANE0_VLM_BIP7_OVERRIDE_ VALUE[7:0]	Input	This input is the override value of the bip7 byte of PCS lane0 marker when CTL_TX_LANE0_VLM_BIP7_OVERRIDE is asserted.
STAT_RX_LANE0_VLM_BIP7[7:0]	Output	This output is the received value of the bip7 byte in the PCS lane0 marker.
STAT_RX_LANE0_VLM_BIP7_VALID	Output	This output, when asserted, indicates that the value of STAT_RX_LANE0_VLM_BIP[7:0] is valid.



Name	Direction	Description		
Statistics Interface – RX Path				
STAT_RX_TOTAL_BYTES[7:0]	Output	Increment for the total number of bytes received.		
STAT_RX_TOTAL_PACKETS[4-1:0]	Output	Increment for the total number of packets received.		
STAT_RX_TOTAL_GOOD_BYTES[13:0]	Output	Increment for the total number of good bytes received. This value is only non-zero when a packet is received completely and contains no errors.		
STAT_RX_TOTAL_GOOD_PACKETS	Output	Increment for the total number of good packets received. This value is only non-zero when a packet is received completely and contains no errors.		
STAT_RX_PACKET_BAD_FCS	Output	Increment for packets between 64 and ctl_rx_max_packet_len bytes that have FCS errors.		
STAT_RX_PACKET_64_BYTES	Output	Increment for good and bad packets received that contain 64 bytes.		
STAT_RX_PACKET_65_127_BYTES	Output	Increment for good and bad packets received that contain 65 to 127 bytes.		
STAT_RX_PACKET_128_255_BYTES	Output	Increment for good and bad packets received that contain 128 to 255 bytes.		
STAT_RX_PACKET_256_511_BYTES	Output	Increment for good and bad packets received that contain 256 to 511 bytes.		
STAT_RX_PACKET_512_1023_BYTES	Output	Increment for good and bad packets received that contain 512 to 1,023 bytes.		
STAT_RX_PACKET_1024_1518_BYTES	Output	Increment for good and bad packets received that contain 1,024 to 1,518 bytes.		
STAT_RX_PACKET_1519_1522_BYTES	Output	Increment for good and bad packets received that contain 1,519 to 1,522 bytes.		
STAT_RX_PACKET_1523_1548_BYTES	Output	Increment for good and bad packets received that contain 1,523 to 1,548 bytes.		
STAT_RX_PACKET_1549_2047_BYTES	Output	Increment for good and bad packets received that contain 1,549 to 2,047 bytes.		



Name	Direction	Description
STAT_RX_PACKET_2048_4095_BYTES	Output	Increment for good and bad packets received that contain 2,048 to 4,095 bytes.
STAT_RX_PACKET_4096_8191_BYTES	Output	Increment for good and bad packets received that contain 4,096 to 8,191 bytes.
STAT_RX_PACKET_8192_9215_BYTES	Output	Increment for good and bad packets received that contain 8,192 to 9,215 bytes.
STAT_RX_PACKET_SMALL[4-1:0]	Output	Increment for all packets that are less than 64 bytes long.
STAT_RX_PACKET_LARGE	Output	Increment for all packets that are more than 9215 bytes long.
STAT_RX_UNICAST	Output	Increment for good unicast packets.
STAT_RX_MULTICAST	Output	Increment for good multicast packets.
STAT_RX_BROADCAST	Output	Increment for good broadcast packets.
STAT_RX_OVERSIZE	Output	Increment for packets longer than CTL_RX_MAX_PACKET_LEN with good FCS.
STAT_RX_TOOLONG	Output	Increment for packets longer than CTL_RX_MAX_PACKET_LEN with good and bad FCS.
STAT_RX_UNDERSIZE[4-1:0]	Output	Increment for packets shorter than STAT_RX_MIN_PACKET_LEN with good FCS.
STAT_RX_FRAGMENT[4-1:0]	Output	Increment for packets shorter than stat_rx_min_packet_len with bad FCS.
STAT_RX_VLAN	Output	Increment for good 802.1Q tagged VLAN packets.
STAT_RX_INRANGEERR	Output	Increment for packets with Length field error but with good FCS.
STAT_RX_JABBER	Output	Increment for packets longer than CTL_RX_MAX_PACKET_LEN with bad FCS.
STAT_RX_PAUSE	Output	Increment for 802.3x Ethernet MAC Pause packet with good FCS.
STAT_RX_USER_PAUSE	Output	Increment for priority based pause packets with good FCS.
STAT_RX_BAD_CODE[6:0]	Output	Increment for 64B/66B code violations. This signal indicates that the RX PCS receive state machine is in the RX_E state as specified by the 802.3 specifications. This output can be used to generate MDIO register 3.33:7:0 as defined in Clause 82.3.
STAT_RX_BAD_SFD	Output	Increment bad SFD. This signal indicates if the Ethernet packet received was preceded by a valid SFD. A value of 1 indicates that an invalid SFD was received.
STAT_RX_BAD_PREAMBLE	Output	Increment bad preamble. This signal indicates if the Ethernet packet received was preceded by a valid preamble. A value of 1 indicates that an invalid preamble was received.



Name	Direction	Description	
Statistics Interface – TX Path			
STAT_TX_TOTAL_BYTES[6:0]	Output	Increment for the total number of bytes transmitted.	
STAT_TX_TOTAL_PACKETS	Output	Increment for the total number of packets transmitted.	
STAT_TX_TOTAL_GOOD_BYTES[13:0]	Output	Increment for the total number of good bytes transmitted. This value is only non-zero when a packet is transmitted completely and contains no errors.	
STAT_TX_TOTAL_GOOD_PACKETS	Output	Increment for the total number of good packets transmitted.	
STAT_TX_BAD_FCS	Output	Increment for packets greater than 64 bytes that have FCS errors.	
STAT_TX_PACKET_64_BYTES	Output	Increment for good and bad packets transmitted that contain 64 bytes.	
STAT_TX_PACKET_65_127_BYTES	Output	Increment for good and bad packets transmitted that contain 65 to 127 bytes.	
STAT_TX_PACKET_128_255_BYTES	Output	Increment for good and bad packets transmitted that contain 128 to 255 bytes.	
STAT_TX_PACKET_256_511_BYTES	Output	Increment for good and bad packets transmitted that contain 256 to 511 bytes.	
STAT_TX_PACKET_512_1023_BYTES	Output	Increment for good and bad packets transmitted that contain 512 to 1,023 bytes.	
STAT_TX_PACKET_1024_1518_BYTES	Output	Increment for good and bad packets transmitted that contain 1,024 to 1,518 bytes.	
STAT_TX_PACKET_1519_1522_BYTES	Output	Increment for good and bad packets transmitted that contain 1,519 to 1,522 bytes.	
STAT_TX_PACKET_1523_1548_BYTES	Output	Increment for good and bad packets transmitted that contain 1,523 to 1,548 bytes.	
STAT_TX_PACKET_1549_2047_BYTES	Output	Increment for good and bad packets transmitted that contain 1,549 to 2,047 bytes.	
STAT_TX_PACKET_2048_4095_BYTES	Output	Increment for good and bad packets transmitted that contain 2,048 to 4,095 bytes.	
STAT_TX_PACKET_4096_8191_BYTES	Output	Increment for good and bad packets transmitted that contain 4,096 to 8,191 bytes.	
STAT_TX_PACKET_8192_9215_BYTES	Output	Increment for good and bad packets transmitted that contain 8,192 to 9,215 bytes.	
STAT_TX_PACKET_SMALL	Output	Increment for all packets that are less than 64 bytes long. Packet transfers of less than 64 bytes are not permitted.	
STAT_TX_PACKET_LARGE	Output	Increment for all packets that are more than 9215 bytes long.	
STAT_TX_UNICAST	Output	Increment for good unicast packets.	
STAT_TX_MULTICAST	Output	Increment for good multicast packets.	



Name	Direction	Description
STAT_TX_BROADCAST	Output	Increment for good broadcast packets.
STAT_TX_VLAN	Output	Increment for good 802.1Q tagged VLAN packets.
STAT_TX_PAUSE	Output	Increment for 802.3x Ethernet MAC Pause packet with good FCS.
STAT_TX_USER_PAUSE	Output	Increment for priority based pause packets with good FCS.
STAT_TX_FRAME_ERROR	Output	Increment for packets with tx_errin set to indicate an EOP abort.
Pau	se Interface	– Control Signals
CTL_RX_PAUSE_ENABLE[8:0]	Input	RX pause enable signal. This input is used to enable the processing of the pause quanta for the corresponding priority. This signal only affects the RX user interface, not the pause processing logic.
CTL_TX_PAUSE_ENABLE[8:0]	Input	TX pause enable signal. This input is used to enable the processing of the pause quanta for the corresponding priority. This signal gates transmission of pause packets.
	Pause Interf	ace – RX Path
CTL_RX_ENABLE_GCP	Input	A value of 1 enables global control packet processing.
CTL_RX_CHECK_MCAST_GCP	Input	A value of 1 enables global control multicast destination address processing.
CTL_RX_CHECK_UCAST_GCP	Input	A value of 1 enables global control unicast destination address processing.
CTL_RX_CHECK_SA_GCP	Input	A value of 1 enables global control source address processing.
CTL_RX_CHECK_ETYPE_GCP	Input	A value of 1 enables global control Ethertype processing.
CTL_RX_CHECK_OPCODE_GCP	Input	A value of 1 enables global control opcode processing.
CTL_RX_ENABLE_PCP	Input	A value of 1 enables priority control packet processing.
CTL_RX_CHECK_MCAST_PCP	Input	A value of 1 enables priority control multicast destination address processing.
CTL_RX_CHECK_UCAST_PCP	Input	A value of 1 enables priority control unicast destination address processing.
CTL_RX_CHECK_SA_PCP	Input	A value of 1 enables priority control source address processing.
CTL_RX_CHECK_ETYPE_PCP	Input	A value of 1 enables priority control Ethertype processing.
CTL_RX_CHECK_OPCODE_PCP	Input	A value of 1 enables priority control opcode processing.
CTL_RX_ENABLE_GPP	Input	A value of 1 enables global pause packet processing.
CTL_RX_CHECK_MCAST_GPP	Input	A value of 1 enables global pause multicast destination address processing.



Name	Direction	Description
CTL_RX_CHECK_UCAST_GPP	Input	A value of 1 enables global pause unicast destination address processing.
CTL_RX_CHECK_SA_GPP	Input	A value of 1 enables global pause source address processing.
CTL_RX_CHECK_ETYPE_GPP	Input	A value of 1 enables global pause Ethertype processing.
CTL_RX_CHECK_OPCODE_GPP	Input	A value of 1 enables global pause opcode processing.
CTL_RX_ENABLE_PPP	Input	A value of 1 enables priority pause packet processing.
CTL_RX_CHECK_MCAST_PPP	Input	A value of 1 enables priority pause multicast destination address processing.
CTL_RX_CHECK_UCAST_PPP	Input	A value of 1 enables priority pause unicast destination address processing.
CTL_RX_CHECK_SA_PPP	Input	A value of 1 enables priority pause source address processing.
CTL_RX_CHECK_ETYPE_PPP	Input	A value of 1 enables priority pause Ethertype processing.
CTL_RX_CHECK_OPCODE_PPP	Input	A value of 1 enables priority pause opcode processing.
STAT_RX_PAUSE_REQ[8:0]	Output	Pause request signal. When the RX receives a valid pause frame, it sets the corresponding bit of this bus to a 1 and hold at 1 until the pause packet has been processed. See Pause Processing Interface in Chapter 3.
CTL_RX_PAUSE_ACK[8:0]	Input	Pause acknowledge signal. This bus is used to acknowledge the receipt of the pause frame from the user logic. See Pause Processing Interface in Chapter 3.
STAT_RX_PAUSE_VALID[8:0]	Output	This bus indicates that a pause packet was received and the associated quanta on the STAT_RX_PAUSE_QUANTA[8:0][15:0] bus is valid and must be used for pause processing. If an 802.3x Ethernet MAC Pause packet is received, bit[8] is set to 1.
STAT_RX_PAUSE_QUANTA0[15:0]	Output	This bus indicates the quanta received for priority 0 in priority based pause operation. If an 802.3x Ethernet MAC Pause packet is received, the quanta will be placed in STAT_RX_PAUSE_QUANTA8 [15:0].
STAT_RX_PAUSE_QUANTA1[15:0]	Output	This bus indicates the quanta received for priority 1 in priority based pause operation.
STAT_RX_PAUSE_QUANTA2[15:0]	Output	This bus indicates the quanta received for priority 2 in priority based pause operation.
STAT_RX_PAUSE_QUANTA3[15:0]	Output	This bus indicates the quanta received for priority 3 in priority based pause operation.
STAT_RX_PAUSE_QUANTA4[15:0]	Output	This bus indicates the quanta received for priority 4 in priority based pause operation.
STAT_RX_PAUSE_QUANTA5[15:0]	Output	This bus indicates the quanta received for priority 5 in priority based pause operation.



Name	Direction	Description
STAT_RX_PAUSE_QUANTA6[15:0]	Output	This bus indicates the quanta received for priority 6 in priority based pause operation.
STAT_RX_PAUSE_QUANTA7[15:0]	Output	This bus indicates the quanta received for priority 7 in priority based pause operation.
STAT_RX_PAUSE_QUANTA8[15:0]	Output	This bus indicates the value of an 802.3x Ethernet MAC Pause packet when received.
	Pause Inter	ace – TX Path
CTL_TX_PAUSE_REQ[8:0]	Input	If a bit of this bus is set to 1, the dedicated 100G Ethernet core transmits a pause packet using the associated quanta value on the CTL_TX_PAUSE_QUANTA[8:0][15:0] bus. If bit[8] is set to 1, a global pause packet is transmitted. All other bits cause a priority pause packet to be transmitted. Each bit of this bus must be held at a steady state for a minimum of 16 cycles before the next transition.
CTL_TX_PAUSE_QUANTA0[15:0]	Input	This bus indicates the quanta to be transmitted for priority 0 in priority based pause operation. If an 802.3x Ethernet MAC Pause packet is to be transmitted, the quanta will be placed in CTL_TX_PAUSE_QUANTA8 [15:0].
CTL_TX_PAUSE_QUANTA1[15:0]	Input	This bus indicates the quanta to be transmitted for priority 1 in priority based pause operation.
CTL_TX_PAUSE_QUANTA2[15:0]	Input	This bus indicates the quanta to be transmitted for priority 2 in priority based pause operation.
CTL_TX_PAUSE_QUANTA3[15:0]	Input	This bus indicates the quanta to be transmitted for priority 3 in priority based pause operation.
CTL_TX_PAUSE_QUANTA4[15:0]	Input	This bus indicates the quanta to be transmitted for priority 4 in priority based pause operation.
CTL_TX_PAUSE_QUANTA5[15:0]	Input	This bus indicates the quanta to be transmitted for priority 5 in priority based pause operation.
CTL_TX_PAUSE_QUANTA6[15:0]	Input	This bus indicates the quanta to be transmitted for priority 6 in priority based pause operation.
CTL_TX_PAUSE_QUANTA7[15:0]	Input	This bus indicates the quanta to be transmitted for priority 7 in priority based pause operation.
CTL_TX_PAUSE_QUANTA8[15:0]	Input	This bus indicates the value of an 802.3x MAC Pause packet to be transmitted.
CTL_TX_PAUSE_REFRESH_TIMER0[15:0]	Input	This bus sets the retransmission time of pause packets for priority 0 in priority based pause operation.
CTL_TX_PAUSE_REFRESH_TIMER1[15:0]	Input	This bus sets the retransmission time of pause packets for priority 1 in priority based pause operation.
CTL_TX_PAUSE_REFRESH_TIMER2[15:0]	Input	This bus sets the retransmission time of pause packets for priority 2 in priority based pause operation.



Name	Direction	Description
CTL_TX_PAUSE_REFRESH_TIMER3[15:0]	Input	This bus sets the retransmission time of pause packets for priority 3 in priority based pause operation.
CTL_TX_PAUSE_REFRESH_TIMER4[15:0]	Input	This bus sets the retransmission time of pause packets for priority 4 in priority based pause operation.
CTL_TX_PAUSE_REFRESH_TIMER5[15:0]	Input	This bus sets the retransmission time of pause packets for priority 5 in priority based pause operation.
CTL_TX_PAUSE_REFRESH_TIMER6[15:0]	Input	This bus sets the retransmission time of pause packets for priority 6 in priority based pause operation.
CTL_TX_PAUSE_REFRESH_TIMER7[15:0]	Input	This bus sets the retransmission time of pause packets for priority 7 in priority based pause operation.
CTL_TX_PAUSE_REFRESH_TIMER8[15:0]	Input	This bus sets the retransmission time of pause packets for global pause operation.
CTL_TX_RESEND_PAUSE	Input	Re-transmit pending pause packets. When this input is sampled as 1, all pending pause packets are retransmitted as soon as possible (that is, after the current packet in flight is completed) and the retransmit counters are reset. This input should be pulsed to 1 for one cycle at a time.
STAT_TX_PAUSE_VALID[8:0]	Output	If a bit of this bus is set to 1, the dedicated 100G Ethernet core has transmitted a pause packet. If bit[8] is set to 1, a global pause packet is transmitted. All other bits cause a priority pause packet to be transmitted.
1	EEE 1588 Inte	erface – TX Path
CTL_TX_SYSTEMTIMERIN[80-1:0]	Input	System timer input for the TX. In normal clock mode, the time format is according to the IEEE 1588 format, with 48 bits for seconds and 32 bits for nanoseconds. In transparent clock mode, bit 63 is expected to be zero, bits 62:16 carry nanoseconds, and bits 15:0 carry
		fractional nanoseconds. Refer to IEEE 1588v2 for the representational definitions. This input must be in the TX clock domain.
TX_PTP_TSTAMP_VALID_OUT	Output	This bit indicates that a valid timestamp is being presented on the TX.
TX_PTP_PCSLANE_OUT[5-1:0]	Output	This bus identifies which of the 20 PCS lanes that the SOP was detected on for the corresponding timestamp.
TX_PTP_TSTAMP_TAG_OUT[15:0]	Output	Tag output corresponding to TX_PTP_TAG_FIELD_IN[15:0].
TX_PTP_TSTAMP_OUT[79:0]	Output	Time stamp for the transmitted packet SOP corresponding to the time at which it passed the capture plane. The representation of the bits contained in this bus is the same as the timer input.



Name	Direction	Description
TX_PTP_1588OP_IN[1:0]	Input	 2'b00 - "No operation": no timestamp will be taken and the frame will not be modified. 2'b01 - Reserved. 2'b10 - "2-step": a timestamp should be taken and returned to the client using the additional ports of 2-step operation. The frame itself will not be modified. 2'b11 - Reserved: act as "No operation".
TX_PTP_TAG_FIELD_IN[15:0]	Input	 The usage of this field is dependent on the 1588 operation For "No operation", this field will be ignored. For "1-step" and "2-step", this field is a tag field. This tag value will be returned to the client with the timestamp for the current frame using the additional ports of 2-step operation. This tag value can be used by software to ensure that the timestamp can be matched with the PTP frame that it sent for transmission.
TX_PTP_UPD_CHKSUM_IN	Input	 The usage of this field is dependent on the 1588 operation For "No operation" or "2-step", this bit is ignored.For "1-step": 1'b0: the PTP frame does not contain a UDP checksum 1'b1: the PTP frame does contain a UDP checksum which the core is required to recalculate.
TX_PTP_CHKSUM_OFFSET_IN[15:0]	Input	 The usage of this field is dependent on the "1588 operation" and on the "Update Checksum" bit. For "No operation", for "2-step" or for "1-step" when "Update Checksum" is set to 1'b0, this field will be ignored. For "1-step" when "Update Checksum" is set to 1'b1, this field is a numeric value indicating the number of bytes into the frame to where the first byte of the checksum is located (where a value of 0 represents the first byte of the Destination Address, etc). Note: The IPv6 header size is unbounded, so this field is able to cope with all frames sizes up to 16K jumbo frames. Only even values are supported.



Name	Direction	Description
TX_PTP_TSTAMP_OFFSET_IN[15:0]	Input	 The usage of this field is dependent on the 1588 operation For "No operation" or "2-step" this field will be ignored. For "1-step", this field is a numeric value indicating the number of bytes into the frame to where the first byte of the timestamp to be inserted is located (where a value of 0 represents the first byte of the Destination Address, etc). This input is also used to specify the offset for the correction field, where required. <i>Note:</i> The IPv6 header size is unbounded, so this field is able to cope with all frames sizes up to 16K jumbo frames. <i>Note:</i> In transparent clock mode and when tx_ptp_upd_chksum_in=1, this value cannot be greater than tx_ptp_chksum_offset_in + 34 (decimal).
CTL_TX_PTP_VLANE_ADJUST_MODE	Input	When asserted, this signal applies an adjustment to the TX timestamps according to the PCS lane on which the SOP occurs. When zero, no adjustment is made. This signal only has effect for 1-step operation.
TX_PTP_RXTSTAMP_IN[63:0]	Input	Reserved.
STAT_TX_PTP_FIFO_WRITE_ERROR	Output	Transmit PTP FIFO write error. A 1 on this status indicates that an error occurred during the PTP Tag write. A TX Path reset is required to clear the error.
STAT_TX_PTP_FIFO_READ_ERROR	Output	Transmit PTP FIFO read error. A 1 on this status indicates that an error occurred during the PTP Tag read. A TX Path reset is required to clear the error.



Name	Direction	Description		
IEEE 1588 Interface – RX Path				
CTL_RX_SYSTEMTIMERIN[80-1:0]	Input	System timer input for the RX. In normal clock mode, the time format is according to the IEEE 1588 format, with 48 bits for seconds and 32 bits for nanoseconds. In transparent clock mode, bit 63 is expected to be zero, bits 62:16 carry nanoseconds, and bits 15:0 carry fractional nanoseconds. Refer to IEEE 1588v2 for the representational definitions. This input must be in the same clock domain as the lane 0 RX SerDes.		
RX_PTP_TSTAMP_OUT[79:0]	Output	Time stamp for the received packet SOP corresponding to the time at which it passed the capture plane. This signal will be valid starting at the same clock cycle during which the SoP is asserted for one of the LBUS segments. The representation of the bits contained in this bus is the same as the timer input.		
RX_PTP_PCSLANE_OUT[5-1:0]	Output	This bus identifies which of the 20 PCS lanes that the SOP was detected on for the corresponding timestamp. This signal will be valid starting at the same clock cycle during which the SoP is asserted for one of the LBUS segments.		
RX_LANE_ALIGNER_FILL_0[7-1:0]	Output	This output indicates the fill level of the alignment buffer for PCS lane0. This information can be used by the PTP application, together with the signal RX_PTP_PCSLANE_OUT[4:0], to adjust for the lane skew of the arriving SOP. The units are SerDes clock cycles.		
RX_LANE_ALIGNER_FILL_1[7-1:0]	Output	This output indicates the fill level of the alignment buffer for PCS lane1.		
RX_LANE_ALIGNER_FILL_2[7-1:0]	Output	This output indicates the fill level of the alignment buffer for PCS lane2.		
RX_LANE_ALIGNER_FILL_3[7-1:0]	Output	This output indicates the fill level of the alignment buffer for PCS lane3.		
RX_LANE_ALIGNER_FILL_4[7-1:0]	Output	This output indicates the fill level of the alignment buffer for PCS lane4.		
RX_LANE_ALIGNER_FILL_5[7-1:0]	Output	This output indicates the fill level of the alignment buffer for PCS lane5.		
RX_LANE_ALIGNER_FILL_6[7-1:0]	Output	This output indicates the fill level of the alignment buffer for PCS lane6.		
RX_LANE_ALIGNER_FILL_7[7-1:0]	Output	This output indicates the fill level of the alignment buffer for PCS lane7.		
RX_LANE_ALIGNER_FILL_8[7-1:0]	Output	This output indicates the fill level of the alignment buffer for PCS lane8.		



Name	Direction	Description		
RX_LANE_ALIGNER_FILL_9[7-1:0]	Output	This output indicates the fill level of the alignment buffer for PCS lane9.		
RX_LANE_ALIGNER_FILL_10[7-1:0]	Output	This output indicates the fill level of the alignment buffer for PCS lane10.		
RX_LANE_ALIGNER_FILL_11[7-1:0]	Output	This output indicates the fill level of the alignment buffer for PCS lane11.		
RX_LANE_ALIGNER_FILL_12[7-1:0]	Output	This output indicates the fill level of the alignment buffer for PCS lane12.		
RX_LANE_ALIGNER_FILL_13[7-1:0]	Output	This output indicates the fill level of the alignment buffer for PCS lane13.		
RX_LANE_ALIGNER_FILL_14[7-1:0]	Output	This output indicates the fill level of the alignment buffer for PCS lane14.		
RX_LANE_ALIGNER_FILL_15[7-1:0]	Output	This output indicates the fill level of the alignment buffer for PCS lane15.		
RX_LANE_ALIGNER_FILL_16[7-1:0]	Output	This output indicates the fill level of the alignment buffer for PCS lane16.		
RX_LANE_ALIGNER_FILL_17[7-1:0]	Output	This output indicates the fill level of the alignment buffer for PCS lane17.		
RX_LANE_ALIGNER_FILL_18[7-1:0]	Output	This output indicates the fill level of the alignment buffer for PCS lane18.		
RX_LANE_ALIGNER_FILL_19[7-1:0]	Output	This output indicates the fill level of the alignment buffer for PCS lane19.		
DRP Path/Control Signals				
DRP_DO[15:0]	Output	Data bus for reading configuration data from the 100G Ethernet core to the FPGA logic resources.		
DRP_RDY	Output	Indicates operation is complete for write operations and data is valid for read operations.		
DRP_ADDR[9:0]	Input	DRP address bus.		
DRP_CLK	Input	DRP interface clock. When DRP is not used, this can be tied to GND.		
DRP_DI[15:0]	Input	Data bus for writing configuration data from the FPGA logic resources to the 100G Ethernet core.		
DRP_EN	Input	DRP enable signal. 0: No read or write operations performed. 1: Enables a read or write operation. For write operations, DRP_WE and DRP_EN should be driven High for one DRP_CLK cycle only.		
DRP_WE	Input	 DRP write enable. 0: Read operation when DRP_EN is 1. 1: Write operation when DRP_EN is 1. For write operations, DRP_WE and DRP_EN should be driven High for one DRP_CLK cycle only. 		



Attribute Descriptions

Table 2-4 provides detailed descriptions of the UltraScale architecture 100G Ethernet core attributes and their default values.

Table 2-4:	UltraScale Device 100G Ethernet Core Attributes
------------	---

Name	Туре	Description	Default Value
LB	US Interfac	ce – TX Path Control/Status	
CTL_TX_FCS_INS_ENABLE	Boolean	 Enable FCS insertion by the TX core. TRUE: 100G Ethernet core calculates and adds FCS to the packet. FALSE: 100G Ethernet core does not add FCS to packet. This attribute cannot be changed dynamically between packets. 	TRUE
CTL_TX_IGNORE_FCS	Boolean	 Enable FCS error checking at the LBUS interface by the TX core. This input only has effect when ctl_tx_fcs_ins_enable is FALSE. TRUE: A packet with bad FCS transmitted is binned as good. FALSE: A packet with bad FCS transmitted is not binned as good. The error is flagged on the signals stat_tx_bad_fcs and STAT_RX_STOMPED_FCS, and the packet is transmitted as it was received. Statistics are reported as if there was no FCS error. 	FALSE
CTL_TX_VL_LENGTH_MINUS1[15:0]	16-bit Hex	Number of words in between PCS Lane markers minus one. Default value, as defined in IEEE 802.3, should be set to 16383 (decimal).	16'h3FFF
CTL_TX_VL_MARKER_ID0[63:0]	64-bit Hex	This bus sets the TX PCS Lane marker for PCS lane 0. For IEEE 802.3 default values, see the specification.	64'hc16821003e97de00
CTL_TX_VL_MARKER_ID1[63:0]	64-bit Hex	This bus sets the TX PCS Lane marker for PCS lane 1.	64'h9d718e00628e7100
CTL_TX_VL_MARKER_ID2[63:0]	64-bit Hex	This bus sets the TX PCS Lane marker for PCS lane 2.	64'h594be800a6b41700
CTL_TX_VL_MARKER_ID3[63:0]	64-bit Hex	This bus sets the TX PCS Lane marker for PCS lane 3.	64'h4d957b00b26a8400



Name	Туре	Description	Default Value
CTL_TX_VL_MARKER_ID4[63:0]	64-bit Hex	This bus sets the TX PCS Lane marker for PCS lane 4.	64'hf50709000af8f600
CTL_TX_VL_MARKER_ID5[63:0]	64-bit Hex	This bus sets the TX PCS Lane marker for PCS lane 5.	64'hdd14c20022eb3d00
CTL_TX_VL_MARKER_ID6[63:0]	64-bit Hex	This bus sets the TX PCS Lane marker for PCS lane 6.	64'h9a4a260065b5d900
CTL_TX_VL_MARKER_ID7[63:0]	64-bit Hex	This bus sets the TX PCS Lane marker for PCS lane 7.	64'h7b45660084ba9900
CTL_TX_VL_MARKER_ID8[63:0]	64-bit Hex	This bus sets the TX PCS Lane marker for PCS lane 8.	64'ha02476005fdb8900
CTL_TX_VL_MARKER_ID9[63:0]	64-bit Hex	This bus sets the TX PCS Lane marker for PCS lane 9.	64'h68c9fb0097360400
CTL_TX_VL_MARKER_ID10[63:0]	64-bit Hex	This bus sets the TX PCS Lane marker for PCS lane 10.	64'hfd6c990002936600
CTL_TX_VL_MARKER_ID11[63:0]	64-bit Hex	This bus sets the TX PCS Lane marker for PCS lane 11.	64'hb9915500466eaa00
CTL_TX_VL_MARKER_ID12[63:0]	64-bit Hex	This bus sets the TX PCS Lane marker for PCS lane 12.	64'h5cb9b200a3464d00
CTL_TX_VL_MARKER_ID13[63:0]	64-bit Hex	This bus sets the TX PCS Lane marker for PCS lane 13.	64'h1af8bd00e5074200
CTL_TX_VL_MARKER_ID14[63:0]	64-bit Hex	This bus sets the TX PCS Lane marker for PCS lane 14.	64'h83c7ca007c383500
CTL_TX_VL_MARKER_ID15[63:0]	64-bit Hex	This bus sets the TX PCS Lane marker for PCS lane 15.	64'h3536cd00cac93200
CTL_TX_VL_MARKER_ID16[63:0]	64-bit Hex	This bus sets the TX PCS Lane marker for PCS lane 16.	64'hc4314c003bceb300
CTL_TX_VL_MARKER_ID17[63:0]	64-bit Hex	This bus sets the TX PCS Lane marker for PCS lane 17.	64'hadd6b70052294800
CTL_TX_VL_MARKER_ID18[63:0]	64-bit Hex	This bus sets the TX PCS Lane marker for PCS lane 18.	64'h5f662a00a099d500
CTL_TX_VL_MARKER_ID19[63:0]	64-bit Hex	This bus sets the TX PCS Lane marker for PCS lane 19.	64'hc0f0e5003f0f1a00
LBUS	Interface –	RX Path Control/Status Signals	
CTL_RX_CHECK_PREAMBLE	Boolean	When set to TRUE, this attribute causes the Ethernet MAC to check the preamble of the received frame.	FALSE
CTL_RX_CHECK_SFD	Boolean	When set to TRUE, this attribute causes the Ethernet MAC to check the Start of Frame Delimiter of the received frame.	FALSE



<i>Table 2-4:</i> Ultrascale Device 100G Ethernet Core Attributes (Cont'd	Table 2-4:	UltraScale Device 100G Ethernet Core Attributes (Cont'd)
---	------------	--

Name	Туре	Description	Default Value
CTL_RX_DELETE_FCS	Boolean	 Enable FCS removal by the RX core. TRUE: 100G Ethernet core deletes the FCS of the incoming packet. FALSE: 100G Ethernet core does not remove the FCS of the incoming packet. FCS is not deleted for packets that are less than or equal to 8 bytes long. 	TRUE
CTL_RX_IGNORE_FCS	Boolean	 Enable FCS error checking at the LBUS interface by the RX core. TRUE: 100G Ethernet core does not flag an FCS error at the LBUS interface. FALSE: A packet received with an FCS error is sent with the RX_ERROUT pin asserted during the last transfer (RX_EOPOUT and RX_ENAOUT are sampled as 1). 	FALSE
		Note: The statistics are reported as if the packet is good. The signal stat_rx_bad_fcs, however, reports the error.	
CTL_RX_MAX_PACKET_LEN[14:0]	15-bit Hex	Any packet longer than the default value of 9,600 (decimal) is considered to be oversized. If a packet has a size greater than this value, the packet is truncated to this value and the RX_ERROUT signal is asserted along with the rx_eopout signal. ctl_rx_max_packet_len[14] is reserved and must be set to 0.	15'h2580
CTL_RX_MIN_PACKET_LEN[7:0]	8-bit Hex	Any packet shorter than the default value of 64 (decimal) is considered to be undersized. If a packet has a size less than this value, the rx_errout signal is asserted during the rx_eopout asserted cycle. Packets less than 64 bytes are dropped.	8'h40
CTL_RX_VL_LENGTH_MINUS1[15:0]	16-bit Hex	Number of words in between PCS Lane markers minus one. Default value, as defined in IEEE 802.3, should be set to 16,383 (decimal).	16'h3FFF



Name	Туре	Description	Default Value
CTL_RX_VL_MARKER_ID0[63:0]	64-bit Hex	This bus sets the RX PCS Lane marker for PCS lane 0. For IEEE 802.3 default values, see the specification.	64'hc16821003e97de00
CTL_RX_VL_MARKER_ID1[63:0]	64-bit Hex	This bus sets the RX PCS Lane marker for PCS lane 1.	64'h9d718e00628e7100
CTL_RX_VL_MARKER_ID2[63:0]	64-bit Hex	This bus sets the RX PCS Lane marker for PCS lane 2.	64'h594be800a6b41700
CTL_RX_VL_MARKER_ID3[63:0]	64-bit Hex	This bus sets the RX PCS Lane marker for PCS lane 3.	64'h4d957b00b26a8400
CTL_RX_VL_MARKER_ID4[63:0]	64-bit Hex	This bus sets the RX PCS Lane marker for PCS lane 4.	64'hf50709000af8f600
CTL_RX_VL_MARKER_ID5[63:0]	64-bit Hex	This bus sets the RX PCS Lane marker for PCS lane 5.	64'hdd14c20022eb3d00
CTL_RX_VL_MARKER_ID6[63:0]	64-bit Hex	This bus sets the RX PCS Lane marker for PCS lane 6.	64'h9a4a260065b5d900
CTL_RX_VL_MARKER_ID7[63:0]	64-bit Hex	This bus sets the RX PCS Lane marker for PCS lane 7.	64'h7b45660084ba9900
CTL_RX_VL_MARKER_ID8[63:0]	64-bit Hex	This bus sets the RX PCS Lane marker for PCS lane 8.	64'ha02476005fdb8900
CTL_RX_VL_MARKER_ID9[63:0]	64-bit Hex	This bus sets the RX PCS Lane marker for PCS lane 9.	64'h68c9fb0097360400
CTL_RX_VL_MARKER_ID10[63:0]	64-bit Hex	This bus sets the RX PCS Lane marker for PCS lane 10.	64'hfd6c990002936600
CTL_RX_VL_MARKER_ID11[63:0]	64-bit Hex	This bus sets the RX PCS Lane marker for PCS lane 11.	64'hb9915500466eaa00
CTL_RX_VL_MARKER_ID12[63:0]	64-bit Hex	This bus sets the RX PCS Lane marker for PCS lane 12.	64'h5cb9b200a3464d00
CTL_RX_VL_MARKER_ID13[63:0]	64-bit Hex	This bus sets the RX PCS Lane marker for PCS lane 13.	64'h1af8bd00e5074200
CTL_RX_VL_MARKER_ID14[63:0]	64-bit Hex	This bus sets the RX PCS Lane marker for PCS lane 14.	64'h83c7ca007c383500
CTL_RX_VL_MARKER_ID15[63:0]	64-bit Hex	This bus sets the RX PCS Lane marker for PCS lane 15.	64'h3536cd00cac93200
CTL_RX_VL_MARKER_ID16[63:0]	64-bit Hex	This bus sets the RX PCS Lane marker for PCS lane 16.	64'hc4314c003bceb300
CTL_RX_VL_MARKER_ID17[63:0]	64-bit Hex	This bus sets the RX PCS Lane marker for PCS lane 17.	64'hadd6b70052294800
CTL_RX_VL_MARKER_ID18[63:0]	64-bit Hex	This bus sets the RX PCS Lane marker for PCS lane 18.	64'h5f662a00a099d500
CTL_RX_VL_MARKER_ID19[63:0]	64-bit Hex	This bus sets the RX PCS Lane marker for PCS lane 19.	64'hc0f0e5003f0f1a00



Name	Туре	Description	Default Value
	Miscella	aneous Status/Control	
CTL_RX_PROCESS_LFI	Boolean	TRUE: The 100G Ethernet core RX core will expect and process LF control codes coming in from the SERDES. FALSE: The 100G Ethernet core RX core ignores LF control codes coming in from the SERDES. Note: If an LFI condition is detected, the HSEC will stop receiving packets until the LFI is cleared. Packets in progress will be terminated and an error will be indicated on the LBUS. A START block must be received before packets are received again.	FALSE
	Pause	Interface – RX Path	
CTL_RX_PAUSE_DA_UCAST[47:0]	48-bit Hex	Unicast destination address for pause processing.	48'h000000000000
CTL_RX_PAUSE_SA[47:0]	48-bit Hex	Source address for pause processing.	48'h00000000000
CTL_RX_OPCODE_MIN_GCP[15:0]	16-bit Hex	Minimum global control opcode value.	16'h0000
CTL_RX_OPCODE_MAX_GCP[15:0]	16-bit Hex	Maximum global control opcode value.	16'hfff
CTL_RX_ETYPE_GCP[15:0]	16-bit Hex	Ethertype field for global control processing.	16'h8808
CTL_RX_PAUSE_DA_MCAST[47:0]	48-bit Hex	Multicast destination address for pause processing.	48'h0180c2000001
CTL_RX_ETYPE_PCP[15:0]	16-bit Hex	Ethertype field for priority control processing.	16'h8808
CTL_RX_OPCODE_MIN_PCP[15:0]	16-bit Hex	Minimum priority control opcode value.	16'h0000
CTL_RX_OPCODE_MAX_PCP[15:0]	16-bit Hex	Maximum priority control opcode value.	16'hfff
CTL_RX_ETYPE_GPP[15:0]	16-bit Hex	Ethertype field for global pause processing.	16'h8808
CTL_RX_OPCODE_GPP[15:0]	16-bit Hex	Global pause opcode value.	16'h0001
CTL_RX_ETYPE_PPP[15:0]	16-bit Hex	Ethertype field for priority pause processing.	16'h8808
CTL_RX_OPCODE_PPP[15:0]	16-bit Hex	Priority pause opcode value.	16'h0001



Name	Туре	Description	Default Value
CTL_RX_CHECK_ACK	Boolean	 Wait for acknowledge. TRUE: 100G Ethernet core uses the CTL_RX_PAUSE_ACK[8:0] bus for pause processing. FALSE: CTL_RX_PAUSE_ACK[8:0] is not used. 	TRUE
CTL_RX_FORWARD_CONTROL	Boolean	TRUE: 100G Ethernet core will forward control packets to the user. FALSE: 100G Ethernet core will drop control packets. See Pause Processing Interface in Chapter 3.	FALSE
	Pause	Interface – TX Path	•
CTL_TX_DA_GPP[47:0]	48-bit Hex	Destination address for transmitting global pause packets.	48'h0180c2000001
CTL_TX_SA_GPP[47:0]	48-bit Hex	Source address for transmitting global pause packets.	48'h00000000000
CTL_TX_ETHERTYPE_GPP[15:0]	16-bit Hex	Ethertype for transmitting global pause packets.	16′h8808
CTL_TX_OPCODE_GPP[15:0]	16-bit Hex	Opcode for transmitting global pause packets.	16'h0001
CTL_TX_DA_PPP[47:0]	48-bit Hex	Destination address for transmitting priority pause packets.	48'h0180c2000001
CTL_TX_SA_PPP[47:0]	48-bit Hex	Source address for transmitting priority pause packets.	48'h000000000000
CTL_TX_ETHERTYPE_PPP[15:0]	16-bit Hex	Ethertype for transmitting priority pause packets.	16'h8808
CTL_TX_OPCODE_PPP[15:0]	16-bit Hex	Opcode for transmitting priority pause packets.	16'h0001
	IEEE 158	38 Interface – TX Path	r
CTL_TX_PTP_1STEP_ENABLE	Boolean	TRUE: Enable 1-step operation. FALSE: Disable 1-step operation.	FALSE



Name	Туре	Description	Default Value
CTL_PTP_TRANSPCLK_MODE	Boolean	This attribute, when set to TRUE, places the timestamping logic into transparent clock mode and enables correction field updates on the TX. In transparent clock mode, the system timer input is interpreted as the correction value. In this mode, the sign bit is assumed to be 0 (positive time). The TX will calculate the correction field value and overwrite the original value.	FALSE
		Note: Both RX and TX timer inputs are expected to be in correction field format as will timestamps.	
		This bus can be used to adjust the 1-step TX timestamp with respect to the 2-step timestamp. The units of the bus bits [10:3] are nanoseconds. The 3 LSB bits in this input are fractional nanoseconds.	
CTL_TX_PTP_LATENCY_ADJUST[10:0]	11'bit Hex	In normal mode, the usual value is 705 decimal (2C1 hex), corresponding to the delay between the 1-step logic and the 2-step timestamp capture plane.	11'h2C1
		In transparent clock mode, the value of 802 decimal (322 hex) is recommended.	
	Те	sting Attributes	
CTL_TEST_MODE_PIN_CHAR	Boolean	Reserved. Set to FALSE.	FALSE
TEST_MODE_PIN_CHAR	Boolean	Reserved. Set to FALSE.	FALSE

Chapter 3



Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the core.

Clocking

The UltraScale[™] architecture integrated 100G Ethernet block has up to 13 clock inputs for the CAUI-10 interface and up to seven clock inputs for the CAUI-4 interface. These clocks include the RX_SERDES_CLK[9:0] and RX_SERDES_CLK[3:0] respectively for the CAUI-10 and CAUI-4 modes, TX_CLK, RX_CLK and the DRP_CLK. The DRP_CLK is optional and is necessary only during a DRP operation.

The 10 CAUI-10 or 4 CAUI-4 RX_SERDES_CLK clocks must not have an FPGA induced dynamic skew of more than 400 ps. More details on the clocks are provided in the following sections.

The Runtime Switchable mode follows the same clocking structure as the one from CAUI-10 described previously.

RX GT/Lane Logic Clock (RX_SERDES_CLK)

These clocks are provided to the 100G Ethernet block from the serial transceiver (GT) to clock the Lane Logic RX interface. The clocks must be 322.266 MHz for both CAUI-10 and CAUI-4 operation. The GT interface datapath is 32 bits per lane for CAUI-10 and 80 bits per lane for CAUI-4.

The other implementation allows only one RX_SERDES_CLK to go to the Ethernet MAC RX_SERDES_CLK inputs. The serial transceiver will also be in raw mode but this time the buffer is used. This mode is used when you can tolerate higher latency and are interested in saving FPGA clocking resources.



TX CLK

This clock is provided to both the CMAC block and serial transceiver to clock the GT/ lane logic TX interface as well as the whole Ethernet MAC. The clock must be 322.266 MHz for both CAUI-10 and CAUI-4 operation. The GT lane logic interface datapath is 32 bits per lane for CAUI-10 and 80 bits per lane for CAUI-4. Only one TX_CLK is needed regardless of the CAUI-10 or CAUI-4 implementation. This clock also clocks the transmit Ethernet MAC, LBUS, interface and the Control/Status port.

RX CLK

This clock is provided to the CMAC block. The clock must be 322.266 MHz for both CAUI-10 and CAUI-4 operation, and must be the same as TX_CLK. This clock is used in the receive Ethernet MAC, LBUS interface, and the Control/Status port.

DRP Clock (drp_clk)

This signal clocks the DRP port. Any convenient frequency can be chosen, up to 250 MHz.

Resets

The 100G Ethernet has a total of 12 resets. They are TX_RESET, RX_RESET, RX_SERDES_RESET[9:0]. During configuration TX_RESET, RX_RESET, and RX_SERDES_RESET[9:0] need to be asserted High and after the clocks are stable, the resets are released. During normal operation the RX and TX paths can be asserted independently. Within the RX and TX logic paths, there are separate resets to the core and the lane logic. The reset procedure is simple and the only requirement is that a reset must be asserted until the corresponding clock(s) are stable. The 100G Ethernet core takes care of ensuring that the different resets are properly synchronized to the required domain. It is up to you to ensure a reset is held until the corresponding clock is fully stable.

Note: Some of the control inputs to the 100G Ethernet core can only be modified while the core is held in reset. If one of these inputs needs changing, the appropriate RX or TX LBUS reset input (RX_RESET or TX_RESET) must be asserted until the control input is stabilized. All resets within the block are asynchronously asserted, and synchronously deasserted. Standard cell synchronizers are used, where applicable per guidelines to synchronize assertion and release of resets to respective clock inputs.

See Figure 3-14 for a diagram of the resets.






Figure 3-1: Clocking Reset



Protocol Description

The 100G Ethernet core is fully designed to IEEE 802.3 specifications for the 100G Ethernet protocol. The 100G Ethernet LogiCORE IP core instantiates the 100G Ethernet block, GTH (CAUI-10) or GTY (CAUI-10 or CAUI-4) transceivers and clocking resources to implement the 100G Ethernet core protocol.

PCS

This section refers to the PCS lane logic within the 100G Ethernet block and not the PCS within the serial transceiver. The PCS lane logic architecture is based on distributing (or striping) parts of a packet over several (relatively) lower speed physical interfaces by the transmitting device.

The receiving device PCS lane logic is then responsible for de-striping the different parts and rebuilding the packet before handing it off to the Ethernet MAC block.

The receiver PCS lane logic must also deskew the data from the different physical interfaces as these might see different delays as they are transported throughout the network. Additionally, the core handles PCS lane swapping across all received PCS lanes, allowing the 100G Ethernet core to be used with all optical transport systems.

The PCS lane logic includes scrambling/descrambling and 64B/66B encoders/decoders capable of supporting the 100 Gb/s line rate. The frequency at which the PCS runs at is shown in Table 3-1.

Configuration	GT Interface Width	100G PCS Frequency
100G (4 x 25.78125)	80	322.266 MHz
100G (10 x 10.3125)	32	322.266 MHz

Table 3-1: 100G PCS Frequencies

PCS Lane Multiplexing

Between the CAUI-10 and CAUI-4 modes, the PCS multiplexer blocks combine and distribute the PMD lanes from the SerDes to the internal PCS lane logic. Figure 3-2 illustrates the multiplexing and demultiplexing function contained in the RX and TX PCS multiplexer blocks for the SerDes interfaces which are 80 bits wide. The lower 32 bits are used in CAUI-10 mode.






Figure 3-2: **PCS Multiplexing in CAUI-10 and CAUI-4 Modes**

The preceding pattern is repeated for the other three 80-bit SerDes interfaces.

Each 80-bit SerDes interface is actually composed of a 16-bit group and a 64-bit group. The mapping of these two groups onto the 80-bit interface is illustrated in Figure 3-3 and Figure 3-4 for RX and TX respectively.




Figure 3-3: RX GTY Mapping

X13998



Note: The connectivity between the CMAC RX SERDES data interface to the GTY RX datapath for CAUI-10 and CAUI-4 operation is taken care of in the 100G Ethernet core.





Figure 3-4: TX GTY Mapping

Note: The connectivity between the CMAC TX SERDES data interface to the GTY TX datapath for CAUI-10 and CAUI-4 operation is taken care of in the 100G Ethernet core.

PCS Lane Clock Distribution

The TX interface uses a common clock for all SerDes lanes. However in the RX direction, similar to the distribution of the data streams from the SerDes interface to the PCS lane, the RX PCS lane clocks also change with the operating mode. A hardened clock multiplexer block is used to change the clocking. Figure 3-5 illustrates this clock multiplexing by looking at the clock multiplexing required for PCS lanes 0 and 1.







MAC

The 100G Ethernet core provides several interfaces to interact with it. These consist of the following.

- User Side LBUS Interface (for RX and TX data and RX and TX control signals)
- Pause Processing Interface
- Status and Control Interface

User Side LBUS Interface

The user side interface of the UltraScale[™] architecture 100G dedicated IP core is a simple packet interface referred to as the LBUS. The LBUS interface implemented in the 100G Ethernet core is 512-bits segmented.

The LBUS consists of three separate interfaces:

- Transmitter (TX) interface
- Receiver (RX) interface
- Status/Control interface

The transmitter accepts packet-oriented data, packages the data in accordance with the IEEE 802.3 Specification and sends that packaged data to the serial transceiver interface. The transmitter has control/configuration inputs to shape the data packaging to meet design-specific requirements.

The receiver accepts IEEE 802.3 data streams from the serial transceiver interface and provides packet-oriented data to the user side.

The status/control interface is used to set the characteristics of the interface and monitor its operation.



The CMAC core employs a Segmented LBUS interface to prevent the loss of potential bandwidth that occurs at the end of a packet when the size of the packet is not a multiple of the LBUS width.

The segmented LBUS is a collection of narrower LBUSs, each 128 bits wide, with multiple transfers presented in parallel during the same clock cycle. Each segment has all the control signals associated with a complete 128-bit LBUS. The 512-bit segmented LBUS has four 128-bit segments with the signals for each segment shown in Table 3-2.

Segment Number	TX Signals	RX Signals
0	tx_datain0[127:0]	rx_dataout0[127:0]
	tx_enain0	rx_enaout0
	tx_sopin0	rx_sopout0
	tx_eopin0	rx_eopout0
	tx_errin0	rx_errout0
	tx_mtyin0[3:0]	rx_mtyout0[3:0]
1	tx_datain1[127:0]	rx_dataout1[127:0]
	tx_enain1	rx_enaout1
	tx_sopin1	rx_sopout1
	tx_eopin1	rx_eopout1
	tx_errin1	rx_errout1
	tx_mtyin1[3:0]	rx_mtyout1[3:0]
2	tx_datain2[127:0]	rx_dataout2[127:0]
	tx_enain2	rx_enaout2
	tx_sopin2	rx_sopout2
	tx_eopin2	rx_eopout2
	tx_errin2	rx_errout2
	tx_mtyin2[3:0]	rx_mtyout2[3:0]
3	tx_datain3[127:0]	rx_dataout3[127:0]
	tx_enain3	rx_enaout3
	tx_sopin3	rx_sopout3
	tx_eopin3	rx_eopout3
	tx_errin3	rx_errout3
	tx_mtyin3[3:0]	rx_mtyout3[3:0]

Table 3-2:	Segmented LBUS Signals	

The transmit and receive signals are defined as follows:

- tx_datain0[127:0]: Transmit LBUS Data. This bus receives input data from the user logic. The value of the bus is captured in every cycle for which tx_enain is sampled as 1.
- tx_enain0: Transmit LBUS Enable. This signal is used to enable the TX LBUS Interface. All signals on the LBUS interface are sampled only in cycles during which tx_enain is sampled as 1.



- tx_sopin0: Transmit LBUS Start Of Packet. This signal is used to indicate the Start Of Packet (SOP) when it is sampled as a 1 and is 0 for all other transfers of the packet. This signal is sampled only in cycles during which tx_enain is sampled as 1.
- tx_eopin0: Transmit LBUS End Of Packet. This signal is used to indicate the End Of Packet (EOP) when it is sampled as a 1 and is 0 for all other transfers of the packet. This signal is sampled only in cycles during which tx_enain is sampled as 1.
- tx_errin0: Transmit LBUS Error. This signal is used to indicate a packet contains an error when it is sampled as a 1 and is 0 for all other transfers of the packet. This signal is sampled only in cycles during which tx_enain and tx_eopin are sampled as 1.
- tx_mtyin0[3:0]: Transmit LBUS Empty. This bus is used to indicate how many bytes of the tx_datain bus are empty or invalid for the last transfer of the current packet. This bus is sampled only in cycles that tx_enain and tx_eopin are sampled as 1.

When tx_eopin and tx_errin are sampled as 1, the value of $tx_mtyin[2:0]$ is ignored as treated as if it is 000. The other bits of tx_mtyin are used as usual.

- rx_dataout0[127:0]: Receive LBUS Data. The value of the bus is only valid in cycles during which rx_enaout is sampled as 1.
- rx_enaout0: Receive LBUS Enable. This signal qualifies the other signal of the RX LBUS Interface. Signals of the RX LBUS Interface are only valid in cycles during which rx_enaout is sampled as 1.
- rx_sopout0: Receive LBUS Start-Of-Packet. This signal indicates the Start Of Packet (SOP) when it is sampled as 1 and is only valid in cycles during which rx_enaout is sampled as a 1.
- rx_eopout0: Receive LBUS End-Of-Packet. This signal indicates the End Of Packet (EOP) when it is sampled as 1 and is only valid in cycles during which rx_enaout is sampled as a 1.
- rx_errout0: Receive LBUS Error. This signal indicates that the current packet being received has an error when it is sampled as 1. This signal is only valid in cycles when both rx_enaout and rx_eopout are sampled as a 1. When this signal is 0, it indicates that there is no error in the packet being received.
- rx_mtyout0[3:0]: Receive LBUS Empty. This bus indicates how many bytes of the rx_dataout bus are empty or invalid for the last transfer of the current packet. This bus is only valid in cycles when both rx_enaout and rx_eopout are sampled as 1.

When rx_errout and rx_enaout are sampled as 1, the value of rx_mtyout[2:0] is always 000. Other bits of rx_mtyout are as usual.

The Transmitter accepts packet-oriented data. The Transmitter has control/configuration inputs to shape the data packaging to meet design-specific requirements. The Receiver accepts Ethernet bit streams from the SerDes and provides packet-oriented data to the user side segmented LBUS.







IMPORTANT: In the following section, the term "asserting" is used to mean "assigning a value of 1," and the term "negating" is used to mean "assigning a value of 0."

TX LBUS Interface

The synchronous TX Local bus interface accepts packet-oriented data of arbitrary length. All signals are synchronous relative to the rising-edge of the clk port. Figure 3-6 shows a sample waveform for data transactions for two consecutive 65-byte packets using a 512-bit segmented bus. Each of the 4 segments is 128 bits wide.






Figure 3-6: Transmit Timing Diagram

TX Transactions

Data is written into the interface on every clock cycle when tx_{enain} is asserted. This signal qualifies the other inputs of the TX Local bus interface. This signal must be valid every clock cycle. When tx_{enain} is de-asserted, data on the other buses is ignored.



The start of a packet is identified by asserting tx_sopin with tx_enain. The end of a packet is identified by asserting tx_eopin with tx_enain. Both tx_sopin and tx_eopin can be asserted during the same cycle provided there are no empty segments between them. This is done for packets that are less than or equal to the bus width.

Data is presented on the tx_datain inputs. For a given segment, the first byte of the packet is written on bits [127:120], the second byte on bits [119:112], and so forth.

For a 128-bit segment, the first 16 bytes of a packet are presented on bus during the cycle that tx_sopin and tx_enain are asserted. Subsequent 16-byte chunks are written during successive cycles with tx_sopin negated. The last bytes of the packet are written with tx_eopin asserted. Unless tx_eopin is asserted, all 128 bits must be presented with valid data whenever tx_enain is asserted.

During the last cycle of a packet, the tx_mtyin signals may be asserted. The value of tx_mtyin must be 0 for all but the last cycle. The tx_mtyin signals indicate how many byte lanes in the data bus are invalid (or empty). The tx_mtyin signals only have meaning during cycles when both tx_enain and tx_eopin are asserted. For a 128-bit wide segment, tx_mtyin is 4 bits wide.

If tx_mtyin has a value of 0x0, there are no empty byte lanes, or in other words, all bits of the data bus are valid. If tx_mtyin has a value of 0x1, then the 1-byte lane is empty. Specifically bits [7:0] of tx_datain do not contain valid data. If tx_mtyin has a value of 0x2, then the 2-byte lanes are empty. Specifically bits [15:0] do not contain valid data. If tx_mtyin has a value of 0x3, then 3-byte lanes are empty, and specifically bits [23:0] do not contain valid data This pattern continues until 15 of 16 bytes are invalid or empty. Table 3-3 shows the relation of tx_mytin and empty byte lanes.

tx_mtyin Value	Empty Byte Lane(s)	Empty Bits of tx_datain
0x0	None	None
0x1	1 byte	[7:0]
0x2	2 byte	[15:0]
0x3	3 byte	[23:0]
0x15	15 byte	[119:0]

Table 3-3:	tx_r	ntyin	Values
------------	------	-------	--------

During the last cycle of a packet, when tx_eopin is asserted with tx_enain , tx_errin may also be asserted. This marks the packet as being in error, and it is dropped (that is, not transmitted). When tx_errin is asserted, the value of tx_mtyin is ignored.

tx_rdyout

Data can be safely written, that is, tx_enain asserted, when tx_rdyout is asserted. After tx_rdyout is negated, additional writes using tx_enain can be safely performed provided tx_ovfout is never asserted. When tx_rdyout is asserted again, additional




data can be written. If at any time the back-pressure mechanism is violated, the tx_ovfout is asserted to indicate the violation. The threshold for an overflow indication is fixed at a value of 11. Up to eight write cycles may be safely performed after tx_rdyout is negated, but no more until tx_rdyout is asserted again.

RX LBUS Interface

The synchronous RX Local bus interface provides packet-oriented data much like the TX Local bus interface accepts. All signals are synchronous with the rising-edge of the Local bus clock. Figure 3-7 shows a sample waveform for two data transactions for 65-byte packets using a 512-bit segmented LBUS.







Data is supplied by the CMAC core on every clk clock cycle when rx_enaout is asserted. This signal qualifies the other outputs of the RX Local bus interface.

The RX is similar to the TX, in that rx_sopout identifies the start of a packet and rx_eopout identifies the end of a packet. Both rx_sopout and rx_eopout are asserted during the same cycle for packets that are less than or equal to the bus width.



As in the TX, the first byte of a packet is supplied on the most significant bits of $rx_dataout$. For a 128-bit wide segment, the first byte of the packet is written on bits [127:120], the second byte on bits [119:112], and so forth.

As in the TX, portions of packets are written on the bus in the full width of the bus unless rx_eopout is asserted. When rx_eopout is asserted, the rx_mtyout bus indicates how many byte lanes in the data bus are invalid. The encoding is the same as for tx_mtyin .

During the last cycle of a packet, when rx_eopout is asserted with rx_enaout, rx_errout may also be asserted. This indicates the packet received had one of the following errors:

- FCS error
- Length out of the valid range (64 to 9216 bytes)
- Bad 64B/66B code received during receipt of the packet

There is no mechanism to back-pressure the RX Local bus interface. The user logic must be capable of receiving data when rx_enaout is asserted.

Bus Rules

This section describes the rules that govern the successful use of the segmented LBUS protocol.

Segment Ordering

The 128-bit segments are ordered 0 to 3 (for a 512-bit Segmented LBUS). The first of the 128-bit transfers occurs on segment 0, the second on segment 1, and so forth. During each local bus clock cycle that data is transferred on the Segmented LBUS, segment 0 must be active. The segmented bus is aligned so that the first bit of the incoming data is placed at the MSB of segment 0.

Active Segments

Data is transferred in a segment on the TX interface when the corresponding tx_enainS is a value of 1. The TX interface buffers data, but packets must be written in their entirety unless backpressure is applied (see Gaps). Therefore, it is acceptable to have clock cycles in which none of the tx_enainS signals are active during backpressure. However, during a clock cycle with tx_enain0 active, segments must be filled in sequence with no gaps between active segments. The following are some of the illegal combinations of tx_enainX:

- tx_enain0=0, tx_enain1=1, tx_enain2=1, tx_enain3=1
- tx_enain0=1, tx_enain1=0, tx_enain2=1, tx_enain3=1
- tx_enain0=1, tx_enain1=1, tx_enain2=0, tx_enain3=1



Data is transferred in a segment on the RX interface when the corresponding rx_{enainS} is a value of 1. Similarly, the RX interface buffers data and does not forward until it has a sufficient quantity. Therefore, there are clock cycles in which none of the rx_{enainS} signals are active.

TX Backpressure

The optimal use of bandwidth requires that TX local bus data can be written at a rate faster than it can be delivered on the serial interface. This means that there must be backpressure, or flow-control, on the TX Segmented LBUS. The signals used to implement backpressure are tx_rdyout and tx_ovfout . These signals are common for all segments. When responding to backpressure during a clock cycle, none of the tx_enainS can be active.

Gaps

The purpose of the Segmented LBUS is to provide a means to optimally use the data bus. Therefore, as discussed in Active Segments, segments must be filled in sequence with no gaps between used segments. However, if a segment has an EOP, the following segments may be inactive. For example, the following combinations are permitted during a single clock cycle:

•	tx_enain0=1 tx_eopin0=0 tx_enain2=1 tx_eopin2=1	tx_enain1=1 tx_eopin1=0 tx_enain3=0 tx_eopin3=0
•	tx_enain0=1 tx_eopin0=0 tx_enain2=0 tx_eopin2=0	tx_enain1=1 tx_eopin1=1 tx_enain3=0 tx_eopin3=0
•	tx_enain0=1 tx_eopin0=1 tx_enain2=0 tx_eopin2=0	tx_enain1=0 tx_eopin1=0 tx_enain3=0 tx_eopin3=0

Examples

This section contains examples that illustrate segmented LBUS cycles covering various combinations of SoP (Start of Packet), Dat (data in the middle of a packet), EoP (end of packet), and idle (no data on the bus). Valid and invalid cycles are shown.

The segmented LBUS is assumed to be 512 bits wide and each segment is 128 bits wide (16 bytes). The TX direction is illustrated. The RX direction has analogous behavior, but there are no invalid cycles on the receive segmented LBUS.

Valid Cycles

Table 3-4 shows possible valid TX segmented LBUS cycles.





Clock Cycle	1	2	3	4	5	6	7	8	9	10
seg0	Dat	Idle	SoP	SoP	Dat	Dat	Idle	Dat	SoP	Idle
seg1	Dat	Idle	Dat	Dat	EoP	Dat	Idle	Dat	Dat	Idle
seg2	Dat	Idle	Dat	Dat	SoP	Dat	Idle	Dat	Dat	Idle
seg3	EoP	Idle	EoP	Dat	Dat	Dat	Idle	EoP	Dat	Idle
tx_rdyout	1	1	1	1	1	1	0	1	0	0
tx_ovfout	0	0	0	0	0	0	0	0	0	0

Table 3-4:	Valid TX Segmented LBUS Cycles
------------	--------------------------------

Cycle 1 shows the end of a packet transfer. If segment 3 (the EoP) is 16 bytes, then tx_mtyin3 is 0. If segment 3 is less than 16 bytes, then tx_mtyin3 is a value ranging from 0001b to 1111b.

Cycle 2 is idle and no data is transferred.

Cycle 3 shows the transfer of a packet having a length of 64 bytes.

CAUTION! Packets less than 64 bytes are considered undersized according to the Ethernet 802.3-2012 specification, and they are marked as undersized by the signal stat_tx_packet_small (for the transmit direction). Undersized packets may cause the core to lock up and must be avoided.

Cycle 4 shows the first part of the transfer of a packet greater than 64 bytes.

Cycle 5 shows the transfer of the end of the packet started in Cycle 4, as indicated by the EoP in Segment 1. Another packet may start during the same clock cycle, as indicated by the SoP in segment 2. There is no idle segment between the EoP and SoP.

Cycle 6 shows the transfer of additional data corresponding to the packet started during Cycle 5.

Cycle 7 is idle, even though the packet has not been completely transferred, due to the de-assertion of tx_rdyout . This is the only instance where a packet transfer may be interrupted by idle cycles.

Cycle 8 shows the completion of the transfer of the packet started during Cycle 5.

During Cycle 9, tx_rdyout is de-asserted. It is still possible to write data during that cycle because this is the first cycle it has been de-asserted.



IMPORTANT: Xilinx recommends that no additional data be written in subsequent cycles until tx_rdyout is asserted again, or there may be an overflow condition indicated by tx_ovfout . This must be avoided.

Cycle 10 is idle due to the continued de-assertion of tx_rdyout.



Invalid Cycles

Table 3-5 shows several invalid TX segmented LBUS cycles as indicated by the shading.

Clock Cycle	1	2	3	4	5	6	7	8	9	10	 14	15
seg0	SoP	Idle	Sop	Dat	Dat	SoP	Idle	Dat	SoP	SoP	Dat	Dat
seg1	Dat	Idle	Dat	Dat	Dat	Dat	Idle	Dat	Dat	Dat	Dat	Dat
seg2	Dat	Idle	EoP	Dat	Dat	Dat	Idle	Dat	Idle	Dat	Dat	Dat
seg3	EoP	Idle	SoP	Dat	Dat	Dat	Idle	EoP	EoP	Dat	 Dat	Dat
tx_rdyout	1	1	1	1	1	1	1	1	1	0	0	0
tx_ovfout	0	0	0	0	0	0	0	0	0	0	0	1

Table 3-5: Invalid Segmented LBUS Cycles

Cycle 3 is not valid because it contains two SoPs.

Cycle 5 does not contain an EoP even though there is an SoP in the next cycle.

Cycle 6 has an SoP even though the preceding packet was not closed with an EoP. This sequence is not permitted by the LBUS rules and results in undefined behavior.

Cycle 7 is idle even though tx_rdyout is asserted, and a packet transfer is already under way. This may result in buffer under-run. If this occurs, the Ethernet packet is not sent in its entirety without interruption, and a malfunction of the FCS calculation occurs.

Cycle 9 contains an idle segment during a packet transfer which is not permitted by the segmented LBUS rules.

Cycle 14 is not recommended because a data transfer is being performed even though tx_rdyout has been de-asserted for the fifth consecutive cycle.

Cycle 15 must never be performed because tx_ovfout has been asserted. In the event of tx_ovfout being asserted, the 100G Ethernet core should be reset.

Pause Processing Interface

The dedicated 100G Ethernet core provides a comprehensive mechanism for pause packet termination and generation. The TX and RX have independent interfaces for processing pause information as described in this section.

TX Pause Generation

You can request a pause packet to be transmitted using the CTL_TX_PAUSE_REQ[8:0] and CTL_TX_PAUSE_ENABLE[8:0] input buses. Bit 8 corresponds to global pause packets and bits [7:0] correspond to priority pause packets.

Each bit of this bus must be held at a steady state for a minimum of 16 cycles before the next transition.







IMPORTANT: The 100G Ethernet core does not support assertion of global and priority pause packets at the same time.

The contents of the pause packet are determined using the following input pins:

Global pause packets:

- CTL_TX_DA_GPP[47:0]
- CTL_TX_SA_GPP[47:0]
- CTL_TX_ETHERTYPE_GPP[15:0]
- CTL_TX_OPCODE_GPP[15:0]
- CTL_TX_PAUSE_QUANTA8[15:0]

Priority pause packets:

- CTL_TX_DA_PPP[47:0]
- CTL_TX_SA_PPP[47:0]
- CTL_TX_ETHERTYPE_PPP[15:0]
- CTL_TX_OPCODE_PPP[15:0]
- CTL_TX_PAUSE_QUANTA0[15:0]
- CTL_TX_PAUSE_QUANTA1[15:0]
- CTL_TX_PAUSE_QUANTA2[15:0]
- CTL_TX_PAUSE_QUANTA3[15:0]
- CTL_TX_PAUSE_QUANTA4[15:0]
- CTL_TX_PAUSE_QUANTA5[15:0]
- CTL_TX_PAUSE_QUANTA6[15:0]
- CTL_TX_PAUSE_QUANTA7[15:0]

The dedicated 100G Ethernet core automatically calculates and adds the FCS to the packet. For priority pause packets, the dedicated 100G Ethernet core also automatically generates the enable vector based on the priorities that are requested.

To request a pause packet, you must set the corresponding bit of the

CTL_TX_PAUSE_REQ[8:0] and CTL_TX_PAUSE_ENABLE[8:0] bus to a 1 and keep it at 1 for the duration of the pause request (that is, if these inputs are set to 0, all pending pause packets are cancelled). The dedicated 100G Ethernet core will transmit the pause packet immediately after the current packet in flight is completed. Each bit of this bus must be held at a steady state for a minimum of 16 cycles before the next transition.



To retransmit pause packets, the dedicated 100G Ethernet core maintains a total of nine independent timers: one for each priority and one for global pause. These timers are loaded with the value of the corresponding input buses. After a pause packet is transmitted the corresponding timer is loaded with the corresponding value of the CTL_TX_PAUSE_REFRESH_TIMER[8:0] input bus. When a timer times out, another packet for that priority (or global) is transmitted as soon as the current packet in flight is completed. Additionally, you can manually force the timers to 0, and therefore, force a retransmission by setting the CTL_TX_RESEND_PAUSE input to 1 for one clock cycle.

To reduce the number of pause packets for priority mode operation, a timer is considered "timed out" if any of the other timers time out. Additionally, while waiting for the current packet in flight to be completed, any new timer that times out or any new requests from the you will be merged into a single pause frame. For example, if two timers are counting down, and you send a request for a third priority, the two timers are forced to be timed out and a pause packet for all three priorities is sent as soon as the current in-flight packet (if any) is transmitted.

Similarly, if one of the two timers times out without an additional request from you, both timers are forced to be timed out and a pause packet for both priorities is sent as soon as the current in-flight packet (if any) is transmitted.

You can stop pause packet generation by setting the appropriate bits of CTL_TX_PAUSE_REQ[8:0] or CTL_TX_PAUSE_ENABLE[8:0] to 0.

RX Pause Termination

The dedicated 100G Ethernet core terminates global and priority pause frames and provides a simple hand-shaking interface to allow user logic to respond to pause packets.

Determining Pause Packets

There are three steps in determining pause packets:

- 1. Checks are performed to see if a packet is a global or a priority control packet. Packets that pass step 1 are forwarded to you only if CTL_RX_FORWARD_CONTROL is set to 1.
- 2. If step 1 passes, the packet is checked to determine if it is a global pause packet.
- 3. If step 2 fails, the packet is checked to determine if it is a priority pause packet.

For step 1, the following pseudo code shows the checking function:

```
assign da_match_gcp = (!ctl_rx_check_mcast_gcp && !ctl_rx_check_ucast_gcp) || ((DA
== ctl_rx_pause_da_ucast) && ctl_rx_check_ucast_gcp) || ((DA == 48'h0180c2000001) &&
ctl_rx_check_mcast_gcp);
assign sa_match_gcp = !ctl_rx_check_sa_gcp || (SA == ctl_rx_pause_sa);
assign etype_match_gcp = !ctl_rx_check_etype_gcp || (ETYPE == ctl_rx_etype_gcp);
```



assign opcode_match_gcp = !ctl_rx_check_opcode_gcp || ((OPCODE >= ctl_rx_opcode_min_gcp) && (OPCODE <= ctl_rx_opcode_max_gcp)); assign global_control_packet = da_match_gcp && sa_match_gcp && etype_match_gcp && opcode_match_gcp && ctl_rx_enable_gcp; assign da_match_pcp = (!ctl_rx_check_mcast_pcp && !ctl_rx_check_ucast_pcp) || ((DA == ctl_rx_pause_da_ucast) && ctl_rx_check_ucast_pcp) || ((DA == ctl_rx_pause_da_mcast) && ctl_rx_check_mcast_pcp); assign sa_match_pcp = !ctl_rx_check_sa_pcp || (SA == ctl_rx_pause_sa); assign etype_match_pcp = !ctl_rx_check_etype_pcp || (ETYPE == ctl_rx_etype_pcp); assign opcode_match_pcp = !ctl_rx_check_opcode_pcp || ((OPCODE >= ctl_rx_opcode_min_pcp) && (OPCODE <= ctl_rx_opcode_max_pcp)); assign priority_control_packet = da_match_pcp && sa_match_pcp && etype_match_pcp && opcode_match_pcp && ctl_rx_enable_pcp;

assign control_packet = global_control_packet || priority_control_packet;

where DA is the destination address, SA is the source address, OPCODE is the opcode, and ETYPE is the ethertype/length field that is extracted from the incoming packet.

For step 2, the following pseudo code shows the checking function:

```
assign da_match_gpp = (!ctl_rx_check_mcast_gpp && !ctl_rx_check_ucast_gpp) || ((DA
== ctl_rx_pause_da_ucast) && ctl_rx_check_ucast_gpp) || ((DA == 48'h0180c2000001) &&
ctl_rx_check_mcast_gpp);
assign sa_match_gpp = !ctl_rx_check_sa_gpp || (SA == ctl_rx_pause_sa);
assign etype_match_gpp = !ctl_rx_check_etype_gpp || (ETYPE == ctl_rx_etype_gpp);
assign opcode_match_gpp = !ctl_rx_check_opcode_gpp || (OPCODE == ctl_rx_opcode_gpp);
assign global_pause_packet = da_match_gpp && sa_match_gpp && etype_match_gpp &&
opcode_match_gpp && ctl_rx_enable_gpp;
```

where DA is the destination address, SA is the source address, OPCODE is the opcode, and ETYPE is the ethertype/length field that is extracted from the incoming packet.

For step 3, the following pseudo code shows the checking function:

```
assign da_match_ppp = (!ctl_rx_check_mcast_ppp && !ctl_rx_check_ucast_ppp) || ((DA
== ctl_rx_pause_da_ucast) && ctl_rx_check_ucast_ppp) || ((DA ==
ctl_rx_pause_da_mcast) && ctl_rx_check_mcast_ppp);
assign sa_match_ppp = !ctl_rx_check_sa_ppp || (SA == ctl_rx_pause_sa);
assign etype_match_ppp = !ctl_rx_check_etype_ppp || (ETYPE == ctl_rx_etype_ppp);
assign opcode_match_ppp = !ctl_rx_check_opcode_ppp || (OPCODE == ctl_rx_opcode_ppp);
assign priority_pause_packet = da_match_ppp && sa_match_ppp && etype_match_ppp &&
opcode_match_ppp && ctl_rx_enable_ppp;
```



where DA is the destination address, SA is the source address, OPCODE is the opcode, and ETYPE is the ethertype/length field that is extracted from the incoming packet.

User Interface

A simple hand-shaking protocol alerts you of the reception of pause packets using the CTL_RX_PAUSE_ENABLE[8:0], STAT_RX_PAUSE_REQ[8:0] and CTL_RX_PAUSE_ACK[8:0] buses. For both buses, Bit [8] corresponds to global pause packets and bits [7:0] correspond to priority pause packets.

The following steps occur when a pause packet is received:

1. If the corresponding bit of CTL_RX_PAUSE_ENABLE[8:0] is 0, the quanta is ignored and the dedicated 100G Ethernet core stays in step 1. Otherwise, the corresponding bit of the STAT_RX_PAUSE_REQ[8:0] bus is set to 1, and the received quanta is loaded into a timer.

Note: If one of the bits of CTL_RX_PAUSE_ENABLE [8:0] is set to 0 (that is, disabled) when the pause processing is in step 2 or later, the dedicated 100G Ethernet core completes the steps as normal until it comes back to step 1.

- 2. If CTL_RX_CHECK_ACK input is 1, the dedicated 100G Ethernet core waits for you to set the appropriate bit of the CTL_RX_PAUSE_ACK[8:0] bus to 1.
- After you set the proper bit of CTL_RX_PAUSE_ACK[8:0] to 1, or if CTL_RX_CHECK_ACK is 0, the dedicated 100G Ethernet core starts counting down the timer.
- 4. When the timer times out, the dedicated 100G Ethernet sets the appropriate bit of STAT_RX_PAUSE_REQ[8:0] back to 0.
- 5. If CTL_RX_CHECK_ACK input is 1, the operation is complete when you set the appropriate bit of CTL_RX_PAUSE_ACK[8:0] back to 0.

If you do not set the appropriate bit of CTL_RX_PAUSE_ACK[8:0] back to 0, the dedicated 100G Ethernet core deems the operation complete after 32 clock cycles.

The preceding steps are demonstrated in Figure 3-8 with each step shown on the wave form.




Figure 3-8: **RX Pause Interface Example**



If at any time during steps 2 to 5 a new pause packet is received, the timer is loaded with the newly acquired quanta value and the and the process continues.

Status and Control Interface

The status/control interface allows you to set up the 100G Ethernet core configuration and to monitor the status of the core. The following subsections describe the various status and control signals.

RX and TX

The 802.3-2012 defines the PCS Lane marker values. These are shown in Table 3-6.

Table 3-6: PCS Lane Marker Values

PCS Lane Marker Attributes	Value
CTL_RX_VL_MARKER_ID[0][63:0] CTL_TX_VL_MARKER_ID[0][63:0]	64'hc1_68_21_00_3e_97_de_00
CTL_RX_VL_MARKER_ID[1][63:0] CTL_TX_VL_MARKER_ID[1][63:0]	64'h9d_71_8e_00_62_8e_71_00
CTL_RX_VL_MARKER_ID[2][63:0] CTL_TX_VL_MARKER_ID[2][63:0]	64'h59_4b_e8_00_a6_b4_17_00
CTL_RX_VL_MARKER_ID[3][63:0] CTL_TX_VL_MARKER_ID[3][63:0]	64'h4d_95_7b_00_b2_6a_84_00
CTL_RX_VL_MARKER_ID[4][63:0] CTL_TX_VL_MARKER_ID[4][63:0]	64'hf5_07_09_00_0a_f8_f6_00
CTL_RX_VL_MARKER_ID[5][63:0] CTL_TX_VL_MARKER_ID[5][63:0]	64'hdd_14_c2_00_22_eb_3d_00
CTL_RX_VL_MARKER_ID[6][63:0] CTL_TX_VL_MARKER_ID[6][63:0]	64'h9a_4a_26_00_65_b5_d9_00
CTL_RX_VL_MARKER_ID[7][63:0] CTL_TX_VL_MARKER_ID[7][63:0]	64'h7b_45_66_00_84_ba_99_00
CTL_RX_VL_MARKER_ID[8][63:0] CTL_TX_VL_MARKER_ID[8][63:0]	64'ha0_24_76_00_5f_db_89_00
CTL_RX_VL_MARKER_ID[9][63:0] CTL_TX_VL_MARKER_ID[9][63:0]	64'h68_c9_fb_00_97_36_04_00
CTL_RX_VL_MARKER_ID[10][63:0] CTL_TX_VL_MARKER_ID[10][63:0]	64'hfd_6c_99_00_02_93_66_00
CTL_RX_VL_MARKER_ID[11][63:0] CTL_TX_VL_MARKER_ID[11][63:0]	64'hb9_91_55_00_46_6e_aa_00
CTL_RX_VL_MARKER_ID[12][63:0] CTL_TX_VL_MARKER_ID[12][63:0]	64'h5c_b9_b2_00_a3_46_4d_00
CTL_RX_VL_MARKER_ID[13][63:0] CTL_TX_VL_MARKER_ID[13][63:0]	64'h1a_f8_bd_00_e5_07_42_00



Table 3-6: PCS Lane Marker Values (Cont'd)

PCS Lane Marker Attributes	Value
CTL_RX_VL_MARKER_ID[14][63:0] CTL_TX_VL_MARKER_ID[14][63:0]	64'h83_c7_ca_00_7c_38_35_00
CTL_RX_VL_MARKER_ID[15][63:0] CTL_TX_VL_MARKER_ID[15][63:0]	64'h35_36_cd_00_ca_c9_32_00
CTL_RX_VL_MARKER_ID[16][63:0] CTL_TX_VL_MARKER_ID[16][63:0]	64'hc4_31_4c_00_3b_ce_b3_00
CTL_RX_VL_MARKER_ID[17][63:0] CTL_TX_VL_MARKER_ID[17][63:0]	64'had_d6_b7_00_52_29_48_00
CTL_RX_VL_MARKER_ID[18][63:0] CTL_TX_VL_MARKER_ID[18][63:0]	64'h5f_66_2a_00_a0_99_d5_00
CTL_RX_VL_MARKER_ID[19][63:0] CTL_TX_VL_MARKER_ID[19][63:0]	64'hc0_f0_e5_00_3f_0f_1a_00

RX PCS Lane Alignment Status

The 100G Ethernet core provides status bits to indicate the state of word boundary synchronization and PCS lane alignment. All signals are synchronous with the rising-edge of RX_CLK. A detailed description of each signal follows.

STAT_RX_SYNCED[19:0]

When a bit of this bus is 0, it indicates that word boundary synchronization of the corresponding lane is not complete or that an error has occurred as identified by another status bit.

When a bit of this bus is 1, it indicates that the corresponding lane is word boundary synchronized and is receiving PCS Lane Marker Words as expected.

STAT_RX_SYNCED_ERR[19:0]

When a bit of this bus is 1, it indicates one of several possible failures on the corresponding lane.

- Word boundary synchronization in the lane was not possible using Framing bits [65:64].
- After word boundary synchronization in the lane was achieved, errors were detected on Framing bits [65:64].
- After word boundary synchronization in the lane was achieved, a valid PCS Lane Marker Word was never received.

The bits of the bus remain asserted until word boundary synchronization occurs or until some other error/failure is signaled for the corresponding lane.



STAT_RX_MF_LEN_ERR[19:0]

When a bit of this bus is 1, it indicates that PCS Lane Marker Words are being received but not at the expected rate in the corresponding lane. The transmitter and receiver must be re-configured with the same Meta Frame length.

The bits of the bus remain asserted until word boundary synchronization occurs or until some other error/failure is signaled for the corresponding lane.

STAT_RX_MF_REPEAT_ERR[19:0]

After word boundary synchronization is achieved in a lane, if a bit of this bus is a 1, it indicates that four consecutive invalid PCS Lane Marker Words were detected in the corresponding lane.

The bits of the bus remain asserted until re- synchronization occurs or until some other error/failure is signaled for the corresponding lane.

STAT_RX_MF_ERR[19:0]

When a bit of this bus is 1, it indicates that an invalid PCS Lane Marker Word was received on the corresponding lane. This bit is only asserted after word boundary synchronization is achieved. This output is asserted for one clock period each time an invalid Meta Packet Synchronization Word is detected.

STAT_RX_ALIGNED

When STAT_RX_ALIGNED is a value of 1, all of the lanes are aligned/de-skewed and the receiver is ready to receive packet data.

STAT_RX_ALIGNED_ERR

When STAT_RX_ALIGNED_ERR is a value of 1, one of two things occurred. Lane alignment failed after several attempts, or lane alignment was lost (STAT_RX_ALIGNED was asserted and then it was negated).

STAT_RX_MISALIGNED

When STAT_RX_MISALIGNED is a value of 1, a valid PCS Lane Marker Word was not received on all PCS lanes simultaneously. This output is asserted for one clock period each time this error condition is detected.

STAT_RX_FRAMING_ERR_[0-19][3:0] and STAT_RX_FRAMING_ERR_VALID_[0-19]

This set of buses is intended to be used to keep track of sync header errors. There is pair of outputs for each PCS Lane. The STAT_RX_FRAMING_ERR_[0-19] output bus indicates how many sync header errors were received and it is qualified (that is, the value is only valid) when the corresponding STAT_RX_FRAMING_ERR_VALID[0-19] is sampled as a 1.



STAT_RX_VL_NUMBER_[0-19][4:0]

Each bus indicates which PCS lane will have its status reflected on a specific status pins. For example, STAT_RX_VLANE_NUMBER_0 indicates which PCS lane will have its status reflected on pin 0 of the other status signals. These buses can be used to detect if a PCS lane has not been found or if one has been mapped to multiple status pins.

STAT_RX_VL_DEMUXED[19:0]

After word boundary synchronization is achieved on each lane, if a bit of this bus is 1 it indicates that the corresponding PCS lane was properly found and demultiplexed.

STAT_RX_BLOCK_LOCK[19:0]

Each bit indicates that the corresponding PCS lane has achieved sync header lock as defined by the 802.3-2012. A value of 1 indicates block lock is achieved.

STAT_RX_STATUS

This output is set to a 1 when STAT_RX_ALIGNED is a 1 and STAT_RX_HI_BER is a 0. This is defined by the 802.3-2012.

STAT_RX_LOCAL_FAULT

This output is High when STAT_RX_INTERNAL_LOCAL_FAULT or STAT_RX_RECEIVED_LOCAL_FAULT is asserted. This output is level sensitive.

RX Error Status

The 100G Ethernet core provides status signals to identify 64b/66b words and sequences violations and CRC32 checking failures. All signals are synchronous with the rising-edge of CLK. A detailed description of each signal follows.

STAT_RX_BAD_FCS

When this signal is a value of 1, it indicates that the error detection logic has identified a mismatch between the expected and received value of CRC32 in the received packet.

When a CRC32 error is detected, the received packet is marked as containing an error and it is sent with RX_ERROUT asserted during the last transfer (the cycle with RX_EOPOUT asserted), unless CTL_RX_IGNORE_FCS is asserted. This signal is asserted for one clock period each time a CRC32 error is detected.

STAT_RX_BAD_CODE[6:0]

This signal indicates how many cycles the RX PCS receive state machine is in the RX_E state as defined by the 802.3-2012 specifications.



1588v2 Timestamping

The Integrated Block for 100G Ethernet supports 1588v2 timestamping. All the necessary signals are provided to allow external soft logic to make precise corrections to the timestamp captured by the IP. The core supports 2-step 1588v2 clocks through ingress and egress timestamp captures.

According to the IEEE 1588v2 standard, there are various PTP message encapsulations [Ref 1]. In the case of 2-step clocks, all types of encapsulation are possible with the 100G Ethernet core if the design includes a PTP-specific (software) implementation.

For future implementation of a 1-step clock, the encapsulation protocol (PTP message offset) has to be defined. Therefore the Hard CMAC will support the following encapsulations for 1-step operation:

- "Ethernet
- "IPv4 UDP
- "IPv6 UDP

Inputs are provided for the timestamp offset value in the message, and for the RX path timestamp to use for the field adjustment. Further details on the function of the command fields are found in Table 2-3.

Receive Timestamp Function

The ingress logic does not parse the ingress packets to search for 1588 (PTP) frames. Instead, it takes a timestamp for every received frame and outputs this value to the user logic. The feature is always enabled, but the timestamp output can be ignored by users not requiring this function.

See Table 2-3 for a detailed description of signals related to the RX timestamping function.

To compensate for lane skew, the alignment buffer fill levels for each PCS lane are provided as outputs. The RX timestamp function is shown in Figure 3-9.







Figure 3-9: RX Timestamping

In Figure 3-9, timestamps are captured for each word of lane 0 which is exiting the gearbox plane. The capture logic at this point accounts for the gearbox dead cycle which occurs every 33 cycles.



Timestamps are filtered after the PCS decoder to retain only those timestamps corresponding to an SOP. The PCS also identifies the PCS lane on which the SOP occurred.

The lane alignment fill buffers are carried through to the user interface output. These average values of the fill levels are not expected to vary over time. The average value should be taken to the required accuracy to remove the clock cycle jitter. The alignment fill values reflect the static skew present in each lane.

☆



The signals stat_rx_vl_number_0[4:0] to stat_rx_vl_number_19[4:0] can be used to correlate each PCS lane to a physical lane.

Soft logic can improve timestamp accuracy and compensate for the lane alignment FIFO fill levels by adding or subtracting the relative fill level of the selected lane. The reference fill level may be the minimum, average, or maximum fill levels. The relationship between the 100G Ethernet core and the soft logic is shown in Figure 3-10.




Figure 3-10: Soft Logic

The corrected timestamp is computed as:

• rx_ptp_tstamp_out +/- rx_lane_aligner_fill_0 +/- Reference Fill Level

Where:


- rx_ptp_tstamp_out is the timestamp at the first gearbox, and is filtered by the PCS to correspond to the start of the SOP.
- rx_lane_aligner_fill_0 is the time average of the alignment buffer fill level for the lane on which the timestamp was taken.
- Reference fill level is a constant value that is defined as the minimum, maximum, or average fill level.



Transmit 1588 Insertion and Timestamp Function

The egress logic uses an operation/command bus to identify frames that require time stamping returned to the user, or frames for which a timestamp should be inserted. See Table 2-3 for a description of the command fields.

Transmit timestamping is illustrated in Figure 3-11.



X14344

Figure 3-11: TX Timestamping

As seen on the diagram, timestamping logic exists in two locations depending on whether 1-step or 2-step operation is desired. 1-step operation requires UDP checksum and FCS updates and therefore the FCS core logic is re-used.

The TS references are defined as follows:

- TS1: The output timestamp signal when a 1-step operation is selected.
- TS2: The output timestamp signal when a 2-step operation is selected.
- TS2': The plane to which both timestamps are corrected.



TS2 always has a correction applied so that it is referenced to the TS2' plane. TS1 may or may not have the TS2' correction applied, depending on the value of the signal ctl_tx_ptp_latency_adjust[7:0]. The default value of this signal is 90 (decimal).

Transmit 1588 Gearbox Jitter Compensation

The 2-step 1588 timestamp capture on the TX accounts for the jitter introduced by the transmit gearbox. The gearbox takes in 66-bit timestamped frames in 34/32 bit chunks and outputs data 32 bits at a time. Because 66 bits is not a multiple of 32, the gearbox accumulates excess data that is added to the beginning of subsequent cycles of data output. When data is appended from the gearbox buffer, jitter is introduced to the timestamped frames received by the gearbox. The gearbox has a state that is called the sequence number. For each sequence number, the gearbox has a specific number of bits buffered for adding to the beginning of the output data. The amount of jitter introduced by the gearbox can be represented by the graph in Figure 3-12.

TIP: The timestamp of a frame aligns with the control bits at the start of the 66-bit frame. As a result, timestamp jitter compensation is applied according to the arrival time of the control bits at the gearbox. The actual compensation is done by multiplying the cycle period (3.103 ns) by the n/32 fraction based on the sequence number and adding that to the timestamp already associated with the 66-bit frame.




Figure 3-12: Jitter Compensation



Transceiver Selection Rules

The design must meet the following rules when connecting the 100G Ethernet MAC core to the transceivers.

If implementing CAUI-10:

- CAUI-10 GTs have to be contiguous
- CAUI-10 must include 2 or 4 GTs from the quad in the same horizontal Clock Region (CR) as the CMAC
- CAUI-10 must be implemented within an SLR

If implementing CAUI-4:

- CAUI-4 GTs have to be contiguous
- CAUI-4 must use the same CR or one above or below
- CAUI-4 all GTs must come from the same GT quad
- CAUI-4 is only supported in Lanes 1-4
- CAUI-4 must be implemented within an SLR

If implementing Runtime Selectable CAUI-10/CAUI-4, follow the preceding rules for both CAUI-10 and CAUI-4 rules.

0

TIP: For transceiver selections outside of these rules, contact Xilinx support or your local FAE.

See the UltraScale Architecture Clocking Resource User Guide (UG572) [Ref 5] for more information on Clock Region.

Dynamic Reconfiguration Port

The dynamic reconfiguration port (DRP) allows the dynamic change of attributes to the UltraScale 100G Ethernet core. The DRP interface is a processor-friendly synchronous interface with an address bus (DRP_ADDR) and separated data buses for reading (DRP_DO) and writing (DRP_DI) configuration data to the CMAC block. An enable signal (DRP_EN), a read/write signal (DRP_WE), and a ready/valid signal (DRP_RDY) are the control signals that implement read and write operations, indicate that the operation is completion, or indicate the availability of data.



For the DRP to work, a clock must be provided to the DRP_CLK port. See the *Virtex UltraScale Architecture Data Sheet: DC and AC Switching Characteristics Data Sheet* (DS893) [Ref 3], for the maximum allowed clock frequency.

The CMAC block must be held in reset when you want to dynamically change the attributes through the DRP. That is, TX_RESET, RX_RESET, and the RX_SERDES_RESET[9:0] need to be asserted High.

DRP Write Operation

Figure 3-13 shows the DRP write operation timing diagram. New DRP operations can be initiated when the DRP_RDY signal is asserted.





Figure 3-13: DRP Write Operation Timing Diagram

DRP Read Operation

Figure 3-14 shows the DRP read operation timing diagram. New DRP operations can be initiated when the DRP_RDY signal is asserted.







DRP Address Map of the CMAC Block

Table 3-7 lists the DRP map of the CMAC block sorted by address.

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Encoding (Hex)	DRP Encoding (Hex)
0	0	R/W	CTL_TX_PTP_1STEP_ENABLE	FALSE	0
0	0			TRUE	1
1	0	R/W	CTL_TX_IGNORE_FCS	FALSE	0
L	0			TRUE	1
2	0	R/W	CTL_TX_FCS_INS_ENABLE	FALSE	g Encoding (Hex) 0 1 0
2	0		CIL_IX_FCS_INS_ENABLE	(Hex) (Hex) FALSE 0 TRUE 1 O-FFFF 0-FF 0-FFFF 0-FF	1
8	[15:0]	R/W	CTL_TX_OPCODE_GPP[15:0]	0-FFFF	0-FFFF
9	[15:0]	R/W	CTL_TX_ETHERTYPE_PPP[15:0]]	0-FFFF	0-FFFF
А	[15:0]	R/W	CTL_TX_OPCODE_PPP[15:0]	0-FFFF	0-FFFF
10	[15:0]	R/W	CTL_TX_VL_LENGTH_MINUS1[15:0]	0-FFFF	0-FFFF
18	[15:0]	R/W	CTL_TX_SA_GPP[15:0]	0-FFFF	0-FFFF
19	[15:0]	R/W	CTL_TX_SA_GPP[31:16]	0-FFFF	0-FFFF
1A	[15:0]	R/W	CTL_TX_SA_GPP[47:32]	0-FFFF	0-FFFF
20	[15:0]	R/W	CTL_TX_DA_PPP[15:0]	0-FFFF	0-FFFF
21	[15:0]	R/W	CTL_TX_DA_PPP[31:16]	0-FFFF	0-FFFF
22	[15:0]	R/W	CTL_TX_DA_PPP[47:32]	0-FFFF	0-FFFF
28	[15:0]	R/W	CTL_TX_SA_PPP[15:0]	0-FFFF	0-FFFF
29	[15:0]	R/W	CTL_TX_SA_PPP[31:16]	0-FFFF	0-FFFF

Table 3-7: DRP Map of the CMAC Block



DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Encoding (Hex)	DRP Encoding (Hex)
2A	[15:0]	R/W	CTL_TX_SA_PPP[47:32]	0-FFFF	0-FFFF
30	[15:0]	R/W	CTL_TX_DA_GPP[15:0]	0-FFFF	0-FFFF
31	[15:0]	R/W	CTL_TX_DA_GPP[31:16]	0-FFFF	0-FFFF
32	[15:0]	R/W	CTL_TX_DA_GPP[47:32]	0-FFFF	0-FFFF
38	[15:0]	R/W	CTL_TX_VL_MARKER_ID0[15:0]	0-FFFF	0-FFFF
39	[15:0]	R/W	CTL_TX_VL_MARKER_ID0[31:16]	0-FFFF	0-FFFF
3A	[15:0]	R/W	CTL_TX_VL_MARKER_ID0[47:32]	0-FFFF	0-FFFF
3B	[15:0]	R/W	CTL_TX_VL_MARKER_ID0[63:48]	0-FFFF	0-FFFF
40	[15:0]	R/W	CTL_TX_VL_MARKER_ID1[15:0]	0-FFFF	0-FFFF
41	[15:0]	R/W	CTL_TX_VL_MARKER_ID1[31:16]	0-FFFF	0-FFFF
42	[15:0]	R/W	CTL_TX_VL_MARKER_ID1[47:32]	0-FFFF	0-FFFF
43	[15:0]	R/W	CTL_TX_VL_MARKER_ID1[63:48]	0-FFFF	0-FFFF
48	[15:0]	R/W	CTL_TX_VL_MARKER_ID2[15:0]	0-FFFF	0-FFFF
49	[15:0]	R/W	CTL_TX_VL_MARKER_ID2[31:16]	0-FFFF	0-FFFF
4A	[15:0]	R/W	CTL_TX_VL_MARKER_ID2[47:32]	0-FFFF	0-FFFF
4B	[15:0]	R/W	CTL_TX_VL_MARKER_ID2[63:48]	0-FFFF	0-FFFF
50	[15:0]	R/W	CTL_TX_VL_MARKER_ID3[15:0]	0-FFFF	0-FFFF
51	[15:0]	R/W	CTL_TX_VL_MARKER_ID3[31:16]	0-FFFF	0-FFFF
52	[15:0]	R/W	CTL_TX_VL_MARKER_ID3[47:32]	0-FFFF	0-FFFF
53	[15:0]	R/W	CTL_TX_VL_MARKER_ID3[63:48]	0-FFFF	0-FFFF
58	[15:0]	R/W	CTL_TX_VL_MARKER_ID4[15:0]	0-FFFF	0-FFFF
59	[15:0]	R/W	CTL_TX_VL_MARKER_ID4[31:16]	0-FFFF	0-FFFF
5A	[15:0]	R/W	CTL_TX_VL_MARKER_ID4[47:32]	0-FFFF	0-FFFF
5B	[15:0]	R/W	CTL_TX_VL_MARKER_ID4[63:48]	0-FFFF	0-FFFF
60	[15:0]	R/W	CTL_TX_VL_MARKER_ID5[15:0]	0-FFFF	0-FFFF
61	[15:0]	R/W	CTL_TX_VL_MARKER_ID5[31:16]	0-FFFF	0-FFFF
62	[15:0]	R/W	CTL_TX_VL_MARKER_ID5[47:32]	0-FFFF	0-FFFF
63	[15:0]	R/W	CTL_TX_VL_MARKER_ID5[63:48]	0-FFFF	0-FFFF
68	[15:0]	R/W	CTL_TX_VL_MARKER_ID6[15:0]	0-FFFF	0-FFFF
69	[15:0]	R/W	CTL_TX_VL_MARKER_ID6[31:16]	0-FFFF	0-FFFF
6A	[15:0]	R/W	CTL_TX_VL_MARKER_ID6[47:32]	0-FFFF	0-FFFF
6B	[15:0]	R/W	CTL_TX_VL_MARKER_ID6[63:48]	0-FFFF	0-FFFF
70	[15:0]	R/W	CTL_TX_VL_MARKER_ID7[15:0]	0-FFFF	0-FFFF



DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Encoding (Hex)	DRP Encoding (Hex)
71	[15:0]	R/W	CTL_TX_VL_MARKER_ID7[31:16]	0-FFFF	0-FFFF
72	[15:0]	R/W	CTL_TX_VL_MARKER_ID7[47:32]	0-FFFF	0-FFFF
73	[15:0]	R/W	CTL_TX_VL_MARKER_ID7[63:48]	0-FFFF	0-FFFF
78	[15:0]	R/W	CTL_TX_VL_MARKER_ID8[15:0]	0-FFFF	0-FFFF
79	[15:0]	R/W	CTL_TX_VL_MARKER_ID8[31:16]	0-FFFF	0-FFFF
7A	[15:0]	R/W	CTL_TX_VL_MARKER_ID8[47:32]	0-FFFF	0-FFFF
7B	[15:0]	R/W	CTL_TX_VL_MARKER_ID8[63:48]	0-FFFF	0-FFFF
80	[15:0]	R/W	CTL_TX_VL_MARKER_ID9[15:0]	0-FFFF	0-FFFF
81	[15:0]	R/W	CTL_TX_VL_MARKER_ID9[31:16]	0-FFFF	0-FFFF
82	[15:0]	R/W	CTL_TX_VL_MARKER_ID9[47:32]	0-FFFF	0-FFFF
83	[15:0]	R/W	CTL_TX_VL_MARKER_ID9[63:48]	0-FFFF	0-FFFF
88	[15:0]	R/W	CTL_TX_VL_MARKER_ID10[15:0]	0-FFFF	0-FFFF
89	[15:0]	R/W	CTL_TX_VL_MARKER_ID10[31:16]	0-FFFF	0-FFFF
8A	[15:0]	R/W	CTL_TX_VL_MARKER_ID10[47:32]	0-FFFF	0-FFFF
8B	[15:0]	R/W	CTL_TX_VL_MARKER_ID10[63:48]	0-FFFF	0-FFFF
90	[15:0]	R/W	CTL_TX_VL_MARKER_ID11[15:0]	0-FFFF	0-FFFF
91	[15:0]	R/W	CTL_TX_VL_MARKER_ID11[31:16]	0-FFFF	0-FFFF
92	[15:0]	R/W	CTL_TX_VL_MARKER_ID11[47:32]	0-FFFF	0-FFFF
93	[15:0]	R/W	CTL_TX_VL_MARKER_ID11[63:48]	0-FFFF	0-FFFF
98	[15:0]	R/W	CTL_TX_VL_MARKER_ID12[15:0]	0-FFFF	0-FFFF
99	[15:0]	R/W	CTL_TX_VL_MARKER_ID12[31:16]	0-FFFF	0-FFFF
9A	[15:0]	R/W	CTL_TX_VL_MARKER_ID12[47:32]	0-FFFF	0-FFFF
9B	[15:0]	R/W	CTL_TX_VL_MARKER_ID12[63:48]	0-FFFF	0-FFFF
A0	[15:0]	R/W	CTL_TX_VL_MARKER_ID13[15:0]	0-FFFF	0-FFFF
A1	[15:0]	R/W	CTL_TX_VL_MARKER_ID13[31:16]	0-FFFF	0-FFFF
A2	[15:0]	R/W	CTL_TX_VL_MARKER_ID13[47:32]	0-FFFF	0-FFFF
A3	[15:0]	R/W	CTL_TX_VL_MARKER_ID13[63:48]	0-FFFF	0-FFFF
A8	[15:0]	R/W	CTL_TX_VL_MARKER_ID14[15:0]	0-FFFF	0-FFFF
A9	[15:0]	R/W	CTL_TX_VL_MARKER_ID14[31:16]	0-FFFF	0-FFFF
AA	[15:0]	R/W	CTL_TX_VL_MARKER_ID14[47:32]	0-FFFF	0-FFFF
AB	[15:0]	R/W	CTL_TX_VL_MARKER_ID14[63:48]	0-FFFF	0-FFFF
B0	[15:0]	R/W	CTL_TX_VL_MARKER_ID15[15:0]	0-FFFF	0-FFFF
B1	[15:0]	R/W	CTL_TX_VL_MARKER_ID15[31:16]	0-FFFF	0-FFFF

Table 3-7:	DRP Map of the CMAC Block (Cont'd)
------------	------------------------------------



Table 3-7: DF DRP Address (Hex)	DRP Bits	R/W	Block <i>(Cont'd)</i> Attribute Name	Attribute Encoding (Hex)	DRP Encoding (Hex)
B2	[15:0]	R/W	CTL_TX_VL_MARKER_ID15[47:32]	0-FFFF	0-FFFF
B3	[15:0]	R/W	CTL_TX_VL_MARKER_ID15[63:48]	0-FFFF	0-FFFF
B8	[15:0]	R/W	CTL_TX_VL_MARKER_ID16[15:0]	0-FFFF	0-FFFF
B9	[15:0]	R/W	CTL_TX_VL_MARKER_ID16[31:16]	0-FFFF	0-FFFF
BA	[15:0]	R/W	CTL_TX_VL_MARKER_ID16[47:32]	0-FFFF	0-FFFF
BB	[15:0]	R/W	CTL_TX_VL_MARKER_ID16[63:48]	0-FFFF	0-FFFF
C0	[15:0]	R/W	CTL_TX_VL_MARKER_ID17[15:0]	0-FFFF	0-FFFF
C1	[15:0]	R/W	CTL_TX_VL_MARKER_ID17[31:16]	0-FFFF	0-FFFF
C2	[15:0]	R/W	CTL_TX_VL_MARKER_ID17[47:32]	0-FFFF	0-FFFF
C3	[15:0]	R/W	CTL_TX_VL_MARKER_ID17[63:48]	0-FFFF	0-FFFF
C8	[15:0]	R/W	CTL_TX_VL_MARKER_ID18[15:0]	0-FFFF	0-FFFF
C9	[15:0]	R/W	CTL_TX_VL_MARKER_ID18[31:16]	0-FFFF	0-FFFF
CA	[15:0]	R/W	CTL_TX_VL_MARKER_ID18[47:32]	0-FFFF	0-FFFF
СВ	[15:0]	R/W	CTL_TX_VL_MARKER_ID18[63:48]	0-FFFF	0-FFFF
D0	[15:0]	R/W	CTL_TX_VL_MARKER_ID19[15:0]	0-FFFF	0-FFFF
D1	[15:0]	R/W	CTL_TX_VL_MARKER_ID19[31:16]	0-FFFF	0-FFFF
D2	[15:0]	R/W	CTL_TX_VL_MARKER_ID19[47:32]	0-FFFF	0-FFFF
D3	[15:0]	R/W	CTL_TX_VL_MARKER_ID19[63:48]	0-FFFF	0-FFFF
50	0			FALSE	0
D8	0	R/W	CTL_RX_CHECK_PREAMBLE	TRUE	1
D0	0			FALSE	0
D9	0	R/W	CTL_RX_IGNORE_FCS	TRUE	1
	0			FALSE	0
DA	0	R/W	CTL_RX_FORWARD_CONTROL	TRUE	1
	0			FALSE	0
DB	0	R/W	CTL_RX_DELETE_FCS	TRUE	1
FO	0			FALSE	0
EO	0	R/W	CTL_RX_CHECK_ACK	TRUE	1
Г1	0			FALSE	0
E1	0	R/W	CTL_RX_CHECK_SFD	TRUE	1
ΓC	0	0 5 44		FALSE	0
E2	0	R/W	CTL_RX_PROCESS_LFI	TRUE	1
E8	[7:0]	R/W	CTL_RX_MIN_PACKET_LEN[7:0]	0-FF	0-FF

Table 3-7:	DRP Map of the CMAC Block (Cont'd)
------------	------------------------------------



Table 3-7:	DRP Map of the CMAC Block (Cont'd)
------------	------------------------------------

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Encoding (Hex)	DRP Encoding (Hex)
E9	[14:0]	R/W	CTL_RX_MAX_PACKET_LEN[14:0]	0-3FFF	0-3FFF
EA	[15:0]	R/W	CTL_TX_ETHERTYPE_GPP[15:0]	0-FFFF	0-FFFF
EB	[15:0]	R/W	CTL_RX_OPCODE_GPP[15:0]	0-FFFF	0-FFFF
FO	[15:0]	R/W	CTL_RX_OPCODE_MAX_GCP[15:0]	0-FFFF	0-FFFF
F1	[15:0]	R/W	CTL_RX_ETYPE_PPP[15:0]	0-FFFF	0-FFFF
F2	[15:0]	R/W	CTL_RX_ETYPE_GCP[15:0]	0-FFFF	0-FFFF
F3	[15:0]	R/W	CTL_RX_VL_LENGTH_MINUS1[15:0]	0-FFFF	0-FFFF
F8	[15:0]	R/W	CTL_RX_OPCODE_MAX_PCP[15:0]	0-FFFF	0-FFFF
F9	[15:0]	R/W	CTL_RX_OPCODE_MIN_GCP[15:0]	0-FFFF	0-FFFF
FA	[15:0]	R/W	CTL_RX_ETYPE_GPP[15:0]	0-FFFF	0-FFFF
FB	[15:0]	R/W	CTL_RX_OPCODE_MIN_PCP[15:0]	0-FFFF	0-FFFF
100	[15:0]	R/W	CTL_RX_ETYPE_PCP[15:0]	0-FFFF	0-FFFF
101	[15:0]	R/W	CTL_RX_OPCODE_PPP[15:0]	0-FFFF	0-FFFF
108	[15:0]	R/W	CTL_RX_PAUSE_DA_MCAST[15:0]	0-FFFF	0-FFFF
109	[15:0]	R/W	CTL_RX_PAUSE_DA_MCAST[31:16]	0-FFFF	0-FFFF
10A	[15:0]	R/W	CTL_RX_PAUSE_DA_MCAST[47:32]	0-FFFF	0-FFFF
110	[15:0]	R/W	CTL_RX_PAUSE_DA_UCAST[15:0]	0-FFFF	0-FFFF
111	[15:0]	R/W	CTL_RX_PAUSE_DA_UCAST[31:16]	0-FFFF	0-FFFF
112	[15:0]	R/W	CTL_RX_PAUSE_DA_UCAST[47:32]	0-FFFF	0-FFFF
118	[15:0]	R/W	CTL_RX_PAUSE_SA[15:0]	0-FFFF	0-FFFF
119	[15:0]	R/W	CTL_RX_PAUSE_SA[31:16]	0-FFFF	0-FFFF
11A	[15:0]	R/W	CTL_RX_PAUSE_SA[47:32]	0-FFFF	0-FFFF
120	[15:0]	R/W	CTL_RX_VL_MARKER_ID0[15:0]	0-FFFF	0-FFFF
121	[15:0]	R/W	CTL_RX_VL_MARKER_ID0[31:16]	0-FFFF	0-FFFF
122	[15:0]	R/W	CTL_RX_VL_MARKER_ID0[47:32]	0-FFFF	0-FFFF
123	[15:0]	R/W	CTL_RX_VL_MARKER_ID0[63:48]	0-FFFF	0-FFFF
128	[15:0]	R/W	CTL_RX_VL_MARKER_ID1[15:0]	0-FFFF	0-FFFF
129	[15:0]	R/W	CTL_RX_VL_MARKER_ID1[31:16]	0-FFFF	0-FFFF
12A	[15:0]	R/W	CTL_RX_VL_MARKER_ID1[47:32]	0-FFFF	0-FFFF
12B	[15:0]	R/W	CTL_RX_VL_MARKER_ID1[63:48]	0-FFFF	0-FFFF
130	[15:0]	R/W	CTL_RX_VL_MARKER_ID2[15:0]	0-FFFF	0-FFFF
131	[15:0]	R/W	CTL_RX_VL_MARKER_ID2[31:16]	0-FFFF	0-FFFF
132	[15:0]	R/W	CTL_RX_VL_MARKER_ID2[47:32]	0-FFFF	0-FFFF



DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Encoding (Hex)	DRP Encoding (Hex)
133	[15:0]	R/W	CTL_RX_VL_MARKER_ID2[63:48]	0-FFFF	0-FFFF
138	[15:0]	R/W	CTL_RX_VL_MARKER_ID3[15:0]	0-FFFF	0-FFFF
139	[15:0]	R/W	CTL_RX_VL_MARKER_ID3[31:16]	0-FFFF	0-FFFF
13A	[15:0]	R/W	CTL_RX_VL_MARKER_ID3[47:32]	0-FFFF	0-FFFF
13B	[15:0]	R/W	CTL_RX_VL_MARKER_ID3[63:48]	0-FFFF	0-FFFF
140	[15:0]	R/W	CTL_RX_VL_MARKER_ID4[15:0]	0-FFFF	0-FFFF
141	[15:0]	R/W	CTL_RX_VL_MARKER_ID4[31:16]	0-FFFF	0-FFFF
142	[15:0]	R/W	CTL_RX_VL_MARKER_ID4[47:32]	0-FFFF	0-FFFF
143	[15:0]	R/W	CTL_RX_VL_MARKER_ID4[63:48]	0-FFFF	0-FFFF
148	[15:0]	R/W	CTL_RX_VL_MARKER_ID5[15:0]	0-FFFF	0-FFFF
149	[15:0]	R/W	CTL_RX_VL_MARKER_ID5[31:16]	0-FFFF	0-FFFF
14A	[15:0]	R/W	CTL_RX_VL_MARKER_ID5[47:32]	0-FFFF	0-FFFF
14B	[15:0]	R/W	CTL_RX_VL_MARKER_ID5[63:48]	0-FFFF	0-FFFF
150	[15:0]	R/W	CTL_RX_VL_MARKER_ID6[15:0]	0-FFFF	0-FFFF
151	[15:0]	R/W	CTL_RX_VL_MARKER_ID6[31:16]	0-FFFF	0-FFFF
152	[15:0]	R/W	CTL_RX_VL_MARKER_ID6[47:32]	0-FFFF	0-FFFF
153	[15:0]	R/W	CTL_RX_VL_MARKER_ID6[63:48]	0-FFFF	0-FFFF
158	[15:0]	R/W	CTL_RX_VL_MARKER_ID7[15:0]	0-FFFF	0-FFFF
159	[15:0]	R/W	CTL_RX_VL_MARKER_ID7[31:16]	0-FFFF	0-FFFF
15A	[15:0]	R/W	CTL_RX_VL_MARKER_ID7[47:32]	0-FFFF	0-FFFF
15B	[15:0]	R/W	CTL_RX_VL_MARKER_ID7[63:48]	0-FFFF	0-FFFF
160	[15:0]	R/W	CTL_RX_VL_MARKER_ID8[15:0]	0-FFFF	0-FFFF
161	[15:0]	R/W	CTL_RX_VL_MARKER_ID8[31:16]	0-FFFF	0-FFFF
162	[15:0]	R/W	CTL_RX_VL_MARKER_ID8[47:32]	0-FFFF	0-FFFF
163	[15:0]	R/W	CTL_RX_VL_MARKER_ID8[63:48]	0-FFFF	0-FFFF
168	[15:0]	R/W	CTL_RX_VL_MARKER_ID9[15:0]	0-FFFF	0-FFFF
169	[15:0]	R/W	CTL_RX_VL_MARKER_ID9[31:16]	0-FFFF	0-FFFF
16A	[15:0]	R/W	CTL_RX_VL_MARKER_ID9[47:32]	0-FFFF	0-FFFF
16B	[15:0]	R/W	CTL_RX_VL_MARKER_ID9[63:48]	0-FFFF	0-FFFF
170	[15:0]	R/W	CTL_RX_VL_MARKER_ID10[15:0]	0-FFFF	0-FFFF
171	[15:0]	R/W	CTL_RX_VL_MARKER_ID10[31:16]	0-FFFF	0-FFFF
172	[15:0]	R/W	CTL_RX_VL_MARKER_ID10[47:32]	0-FFFF	0-FFFF
173	[15:0]	R/W	CTL_RX_VL_MARKER_ID10[63:48]	0-FFFF	0-FFFF

Table 3-7: DRP Map of the CMAC Block (Cont'd)



DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Encoding (Hex)	DRP Encoding (Hex)
178	[15:0]	R/W	CTL_RX_VL_MARKER_ID11[15:0]	0-FFFF	0-FFFF
179	[15:0]	R/W	CTL_RX_VL_MARKER_ID11[31:16]	0-FFFF	0-FFFF
17A	[15:0]	R/W	CTL_RX_VL_MARKER_ID11[47:32]	0-FFFF	0-FFFF
17B	[15:0]	R/W	CTL_RX_VL_MARKER_ID11[63:48]	0-FFFF	0-FFFF
180	[15:0]	R/W	CTL_RX_VL_MARKER_ID12[15:0]	0-FFFF	0-FFFF
181	[15:0]	R/W	CTL_RX_VL_MARKER_ID12[31:16]	0-FFFF	0-FFFF
182	[15:0]	R/W	CTL_RX_VL_MARKER_ID12[47:32]	0-FFFF	0-FFFF
183	[15:0]	R/W	CTL_RX_VL_MARKER_ID12[63:48]	0-FFFF	0-FFFF
188	[15:0]	R/W	CTL_RX_VL_MARKER_ID13[15:0]	0-FFFF	0-FFFF
189	[15:0]	R/W	CTL_RX_VL_MARKER_ID13[31:16]	0-FFFF	0-FFFF
18A	[15:0]	R/W	CTL_RX_VL_MARKER_ID13[47:32]	0-FFFF	0-FFFF
18B	[15:0]	R/W	CTL_RX_VL_MARKER_ID13[63:48]	0-FFFF	0-FFFF
190	[15:0]	R/W	CTL_RX_VL_MARKER_ID14[15:0]	0-FFFF	0-FFFF
191	[15:0]	R/W	CTL_RX_VL_MARKER_ID14[31:16]	0-FFFF	0-FFFF
192	[15:0]	R/W	CTL_RX_VL_MARKER_ID14[47:32]	0-FFFF	0-FFFF
193	[15:0]	R/W	CTL_RX_VL_MARKER_ID14[63:48]	0-FFFF	0-FFFF
198	[15:0]	R/W	CTL_RX_VL_MARKER_ID15[15:0]	0-FFFF	0-FFFF
199	[15:0]	R/W	CTL_RX_VL_MARKER_ID15[31:16]	0-FFFF	0-FFFF
19A	[15:0]	R/W	CTL_RX_VL_MARKER_ID15[47:32]	0-FFFF	0-FFFF
19B	[15:0]	R/W	CTL_RX_VL_MARKER_ID15[63:48]	0-FFFF	0-FFFF
1A0	[15:0]	R/W	CTL_RX_VL_MARKER_ID16[15:0]	0-FFFF	0-FFFF
1A1	[15:0]	R/W	CTL_RX_VL_MARKER_ID16[31:16]	0-FFFF	0-FFFF
1A2	[15:0]	R/W	CTL_RX_VL_MARKER_ID16[47:32]	0-FFFF	0-FFFF
1A3	[15:0]	R/W	CTL_RX_VL_MARKER_ID16[63:48]	0-FFFF	0-FFFF
1A8	[15:0]	R/W	CTL_RX_VL_MARKER_ID17[15:0]	0-FFFF	0-FFFF
1A9	[15:0]	R/W	CTL_RX_VL_MARKER_ID17[31:16]	0-FFFF	0-FFFF
1AA	[15:0]	R/W	CTL_RX_VL_MARKER_ID17[47:32]	0-FFFF	0-FFFF
1AB	[15:0]	R/W	CTL_RX_VL_MARKER_ID17[63:48]	0-FFFF	0-FFFF
1B0	[15:0]	R/W	CTL_RX_VL_MARKER_ID18[15:0]	0-FFFF	0-FFFF
1B1	[15:0]	R/W	CTL_RX_VL_MARKER_ID18[31:16]	0-FFFF	0-FFFF
1B2	[15:0]	R/W	CTL_RX_VL_MARKER_ID18[47:32]	0-FFFF	0-FFFF
1B3	[15:0]	R/W	CTL_RX_VL_MARKER_ID18[63:48]	0-FFFF	0-FFFF
1B8	[15:0]	R/W	CTL_RX_VL_MARKER_ID19[15:0]	0-FFFF	0-FFFF



DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Encoding (Hex)	DRP Encoding (Hex)
1B9	[15:0]	R/W	CTL_RX_VL_MARKER_ID19[31:16]	0-FFFF	0-FFFF
1BA	[15:0]	R/W	CTL_RX_VL_MARKER_ID19[47:32]	0-FFFF	0-FFFF
1BB	[15:0]	R/W	CTL_RX_VL_MARKER_ID19[63:48]	0-FFFF	0-FFFF
100	1C0 0 R/W TEST_MODE_PIN_CHAR	D /\\/		FALSE	0
100		TRUE	1		
1C1	0			FALSE	0
ICI	0	R/W	CTL_PTP_TRANSPCLK_MODE	TRUE	1
1C2 0 R/W C	0		FALSE	0	
	CTL_TEST_MODE_PIN_CHAR	TRUE	1		
1C8	[10:0]	R/W	CTL_TX_PTP_LATENCY_ADJUST[10:0]	0-7FF	0-7FF





Design Flow Steps

This chapter describes customizing and generating the core, constraining the core, and the simulation, synthesis and implementation steps that are specific to this IP core. More detailed information about the standard Vivado® design flows in the IP Integrator can be found in the following Vivado Design Suite user guides:

- Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 6]
- Vivado Design Suite User Guide: Getting Started (UG910) [Ref 7]
- Vivado Design Suite User Guide: Logic Simulation (UG900) [Ref 8]

Customizing and Generating the Core

This section includes information about using Xilinx tools to customize and generate the core in the Vivado Design Suite. You can customize the IP for use in your design by specifying values for the various parameters associated with the IP core using the following steps:

- 1. Select the IP from the IP catalog.
- 2. Double-click the selected IP or select the Customize IP command from the toolbar or right-click menu.

For details, see the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 6] and the Vivado Design Suite User Guide: Getting Started (UG910) [Ref 7].

Note: Figures in this chapter are illustrations of the Vivado IDE. This layout might vary from the current version.

When the 100G Ethernet IP is selected from the IP catalog, a window displays showing the different available configurations. These are organized in various tabs for better readability and configuration purposes. The details related to these tabs follow:



General Configuration Tab

Desumentation 🗁 ID Legation 🧔 Suitch t	• Defaulte	
Documentation 🕞 IP Location 🗣 Switch t	Component Name cmac_0 General Control/Pause Packet Processing CM Physical Layer Mode CAUI10 * Transceiver Type GTH *	AAC / GT Selections and Configuration Line Rate 10.1anes x 10.3125G = GT RefClk 156.25 = (In MHz)
	Operation Duplex	Clocking Synchronous *
	Frame CRC Enable FCS Insertion *	Frame CRC Enable FCS Stripping * Image: Check Preamble Max Pkt Len 9600 Image: Check SFD Min Pkt Len 64 Image: Process LFI
	Flow Control	IEEE 1588
	Enable Retiming Register	

Figure 4-1: General Configuration Tab



Table 4-1 describes the General Configuration tab options.

Parameter	Description	Default Value	Range
	Physica	l Layer	
Mode	100G Ethernet Mode	0 (CAUI-10)	0 - CAUI-10 1 - CAUI-4 2 - Runtime Selectable
Line Rate	Number of lanes and line rate	10 lanes x 10.3125 Gb/s	10 lanes x 10.3125 Gb/s 4 lanes x 25.7812 Gb/s
Transceiver Type	Transceiver Type	GTH	GTH GTY
GT RefClk	Reference clock for the GTs used	156.25 MHz	103.12 MHz 128.90 MHz 161.13 MHz 156.25 MHz 161.13 MHz 195.31 MHz 201.41 MHz 206.25 MHz 257.81 MHz 309.37 MHz 312.50 MHz 322.266 MHz
Operation ⁽¹⁾	Operating mode	Duplex	Duplex
Clocking Clocking mode		Synchronous	Synchronous Asynchronous
	Link Layer ·	– Transmit	
Frame CRC ⁽²⁾	TX Frame CRC checking	Enable FCS insertion	Enable FCS Insertion
VLM BIP7 Override ⁽²⁾	TX Lane0 VLM BIP7 Override	0	0 – Disabled 1– Enabled
	Link Layer	— Receive	
Frame CRC ⁽³⁾⁽⁵⁾	RX Frame CRC checking	Enable FCS stripping	Enable FCS stripping
Max Pkt Len ⁽³⁾	Maximum Packet Length	9600	0x00FF to 0x7FFF
Min Pkt Len ⁽³⁾	Minimum Packet Length	64	0x40 to 0xFF
Check Preamble ⁽³⁾	Check Preamble	1	0- Disabled 1- Enabled
Check SFD ⁽³⁾	Check SFD	1	0- Disabled 1- Enabled
Process LFI ⁽³⁾⁽⁶⁾	RX Process LFI	0	0- Disabled

Table 4-1: General Configuration Tab



Parameter	Description	Default Value	Range
	Link Layer —	Flow Control	
Enable Transmit Flow Control	Enable Transmit Flow Control	1	0- Disabled 1- Enabled
Enable Receive Flow Control	Enable Receive Flow Control	1	0- Disabled 1- Enabled
Forward Control Frames ⁽⁴⁾	Forward Control Frames	1	0- Disabled 1- Enabled
Enable Receive Check ACK	Enable Receive Check ACK	0	0- Disabled 1- Enabled
	Link Layer -	– IEEE 1588	I
Enable Time Stamping	Enables timestamping	0	0- Disabled 1- Enabled
Operation Mode	Sets the operation mode Unavailable when Enable Time Stamping = 0	Two Step	One Step Two Step Both
Clocking Mode	Clocking Mode	Ordinary Clock	Ordinary Clock Transparent Clock
TX Latency Adjust 1-step with 2-step	Unavailable when Enable Time Stamping = 0 with default value as 0. Only available when Operation Mode is "Both". If the clocking mode is ordinary clock, default value should be 705. If clocking mode is transparent clock, default value should be 803.	0	0 to 047
Enable VLane Adjust Mode	Unavailable when Enable Time Stamping = 0. Unavailable when operation mode is "Two Step".	0	0- Disabled 1- Enabled
Enable Retiming Register	Enable Retiming Register TX_ENABLE must be set to 1.	0	0- Disabled 1- Enabled

Table 4-1: General Configuration Tab (Cont'd)



Parameter	Description	Default Value	Range			
	Miscellaneous					
Enable Retiming Register ⁽⁷⁾	Enable insertion of pipeline registers in the FPGA fabric between the CMAC core and the GTH or GTY interface to ease timing.	0	0- Disabled 1- Enabled			

Notes:

- 1. Simplex TX and Simplex RX are not supported in this core version.
- 2. Requires TX to be enabled. Operation = Simplex TX or Duplex modes only. Disable FCS Insertion is not supported in this core version.
- 3. Requires RX to be enabled. Operation = Simplex RX or Duplex modes only
- 4. Option is disabled when receive flow control is disabled.
- 5. Disable FCS Stripping is not supported in this core version.
- 6. Enabling Process LFI is not supported in this core version.
- 7. Disabling pipelining between the 100G Ethernet core and the GTs can cause timing violations for some configurations.

Control Pause/Packet Processing Tab




Figure 4-2: Control Pause/Packet Processing Tab

Table 4-2 describes the Control/Pause Packet Processing tab options.



Table 4-2:	Control/Pause Packet Processing
------------	--

Parameter	Description	Default Value	Range			
Source	Source Address (SA)/ Destination Address (DA) — Transmit					
TX GPP SA[47:0] ⁽¹⁾	Transmit Global Pause Packet Source Address	0x00000000000	0x00000000000 - 0xFFFFFFFFFFF			
TX GPP DA[47:0] ⁽¹⁾	Transmit Global Pause Packet Destination Address	0x0180C2000001	0x00000000000 - 0xFFFFFFFFFFF			
TX PPP SA[47:0] ⁽¹⁾	Transmit Priority Pause Packet Source Address	0x00000000000	0x00000000000 - 0xFFFFFFFFFFF			
TX PPP DA[47:0] ⁽¹⁾	Transmit Priority Pause Packet Destination Address	0x0180C2000001	0x00000000000 - 0xFFFFFFFFFFF			



Parameter	Description	Default Value	Range
Source	e Address (SA)/ Destination A	ddress (DA) — Receiv	e
RX Pause DA Unicast[47:0] ⁽²⁾	Receive Pause Destination Address Unicast	0x00000000000	0x000000000000 - 0xFFFFFFFFFFF
RX Pause SA[47:0] ⁽²⁾	Receive Source Destination Address	0x00000000000	0x00000000000 - 0xFFFFFFFFFFF
RX Pause DA Multicast[47:0] ⁽²⁾	Receive Pause Destination Address Multicast	0x0180C2000001	0x000000000000 - 0xFFFFFFFFFFF
	Opcodes — Tran	smit	
TX Opcode GPP[15:0] ⁽²⁾	Transmit Opcode for Global Pause Packet	0x0001	0x0000 - 0xFFFF
TX Opcode PPP[15:0] ⁽¹⁾	Transmit Opcode for Priority Pause Packet	0x0101	0x0000 - 0xFFFF
	Opcodes — Rec	eive	
RX Opcode GPP[15:0] ⁽²⁾	Receive Opcode for Global Pause Packet	0x0001	0x0000 - 0xFFFF
RX Opcode Min GCP[15:0] ⁽³⁾	Receive Minimum Opcode for Global Control Packet	0x0000	0x0000 - 0xFFFF
RX Opcode Max GCP[15:0] ⁽³⁾	Receive Maximum Opcode for Global Control Packet	0xFFFF	0x0000 - 0xFFFF
RX Opcode PPP[15:0] ⁽²⁾	Receive Opcode for Priority Pause Packet	0x0101	0x0000 - 0xFFFF
RX Opcode Min PCP[15:0] ⁽³⁾	Receive Minimum Opcode for Priority Control Packet	0x0000	0x0000 - 0xFFFF
RX Opcode Max PCP[15:0] ⁽³⁾	Receive Maximum Opcode for Priority Control Packet	OxFFFF	0x0000 - 0xFFFF
	EtherType — Trar	nsmit	
TX EtherType GPP[15:0] ⁽¹⁾	Transmit EtherType for Global Pause Packet	0x8808	0x0000 - 0xFFFF
TX EtherType PPP[15:0] ⁽¹⁾	Transmit EtherType for Priority Pause Packet	0x8808	0x0000 - 0xFFFF
	EtherType — Rec	ceive	-
RX EtherType GPP[15:0] ⁽²⁾	Receive EtherType for Global Pause Packet	0x8808	0x0000 - 0xFFFF
RX EtherType GCP[15:0] ⁽³⁾	Receive EtherType for Global Control Packet	0x8808	0x0000 - 0xFFFF
RX EtherType PPP[15:0] ⁽²⁾	Receive EtherType for Priority Pause Packet	0x8808	0x0000 - 0xFFFF

Table 4-2: Control/Pause Packet Processing (Cont'd)



Table 4-2:	Control/Pause	Packet Processing	(Cont'd)
------------	---------------	--------------------------	----------

Parameter	Description	Default Value	Range
RX EtherType PCP[15:0] ⁽³⁾	Receive EtherType for Priority Control Packet	0x8808	0x0000 - 0xFFFF

1. TX flow control must be enabled to use this feature.

2. RX flow control must be enabled to use this feature.

3. RX must be enabled to use this feature.

GT Selections and Configuration Tab

	Customize IP	×
100G Ethernet (1.3)		4
💕 Documentation 🚞 IP Location 🗔 Switch to De	efaults	
Show disabled ports	Component Name cmac_4	0
Show disabled ports	Component Name cmac.4 General Control/Pause Packet Processing CMAC / GT Selections and Configuration CMAC Lare to Transceher Association CMAC Core Selection (CMAC_STEE X0Y0 - GT Group Selection (CMAC_STEE X0Y0 - GT Group Selection (CMAC_STEE X0Y0 - GT Group Selection (CMAC_STEE X0Y0 - Lane-08 (X0Y3 Lane-07 (X0Y5 Lane-08 (X0Y9) Lane-03 (X0Y3 Lane-07 (X0Y7) NOTE: For 100G Ethernet placement constraints, refer to core xdc For 100G Ethernet placement constraints, refer to core xdc Shared Logic Select whether some potentially sharable logic (including the transceiver common PLL) to be included in the core isoff or in the example design @ include Shared Logic in core () Include Shared Logic in example design Denable additional transceiver control and status ports	
had .		OK Cancel

Figure 4-3: GT Selections and Configuration Tab



Table 4-3 describes the GT Selections and Configuration tab options.

Table 4-3: GT Selections and Configuration

Parameter	Description	Default Value	Range	
CMAC Lane to Transceiver Association				
CMAC Core Location	Select CMAC core location		Based on FPGA device, part number, CMAC Mode and GT type selected, all the usable/ configurable CMAC cores for that particular device/package will be listed.	
Lane-00 to Lane-10	Select GT location	Best combination for selected CMAC and type of transceiver selected is filled	Based on the Mode selection (CAUI 10, CAUI 4 or Runtime Selectable), the GT selection guidelines are displayed. See Transceiver Selection Rules in Chapter 3 for more details.	
Shared Logic	Determines the location of the transceiver shared logic	Include Shared Logic in Core	 Include Shared Logic in Core Include Shared Logic in Example Design 	
Additional transceiver control and status ports	Enables additional transceiver control and status ports	0	0 - Disable1 - Enable	

User Parameters

Table 4-4 shows the relationship between the GUI fields in the Vivado IDE and the User Parameters (which can be viewed in the Tcl console).

Table 4-4: GUI Parameter to User Parameter Relationship

GUI Parameter/Value ⁽¹⁾	User Parameter/Value ⁽¹⁾	Default Value	
MODE			
CAUI4	CMAC_CAUI4_MODE	CAUI10	
CAUI10			
Line Rate			
10x10.3125G	NUM_LANES	0	
4x25.7812G			
Transceiver Type			
GTH	GT_TYPE	GTH	
GTY			



GUI Parameter/Value ⁽¹⁾	User Parameter/Value ⁽¹⁾	Default Value
GT RefClk		
103.12	_	
128.90		
161.13		
156.25		
161.13		
195.31	GT_REF_CLK_FREQ	156.25
201.41		
206.25		
257.81		
309.37		
312.50		
322.266		

Table 4-4: GUI Parameter to User Parameter Relationship (Cont'd)

1. Parameter values are listed in the table where the GUI parameter value differs from the user parameter value. Such values are shown in this table as indented below the associated parameter.

Output Generation

For details, see the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 6].

Constraining the Core

This section contains information about constraining the core in the Vivado Design Suite.

Required Constraints

The UltraScale[™] architecture integrated 100 Gb/s Ethernet MAC core solution requires the specification of timing and other physical implementation constraints to meet the specified performance requirements. These constraints are provided in a Xilinx® Device Constraints (XDC) file. Pinouts and hierarchy names in the generated XDC correspond to the provided example design of the 100G Ethernet MAC LogiCORE[™] IP core.

To achieve consistent implementation results, an XDC containing these original, unmodified constraints must be used when a design is run through the Xilinx tools. For additional details on the definition and use of an XDC or specific constraints, see the *Vivado Design Suite User Guide: Using Constraints* (UG903) [Ref 10].

Constraints provided in the 100G Ethernet MAC LogiCORE IP core have been verified through implementation and provide consistent results. Constraints can be modified, but modifications should only be made with a thorough understanding of the effect of each constraint.





Device, Package, and Speed Grade Selections

This section is not applicable for this IP core.

Clock Frequencies

This section is not applicable for this IP core.

Clock Management

This section is not applicable for this IP core.

Clock Placement

This section is not applicable for this IP core.

Banking

This section is not applicable for this IP core.

Transceiver Placement

This section is not applicable for this IP core.

I/O Standard and Placement

This section is not applicable for this IP core.

Simulation

This section contains information about simulating IP in the Vivado Design Suite.

For comprehensive information about Vivado simulation components, as well as information about using supported third-party tools, see the *Vivado Design Suite User Guide: Logic Simulation* (UG900) [Ref 8].

For information regarding simulating the example design, see Simulating the Example Design in Chapter 5.



Synthesis and Implementation

This section contains information about synthesis and implementation in the Vivado Design Suite. For details about synthesis and implementation, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 6].

For information regarding synthesizing and implementing the example design, see Synthesizing and Implementing the Example Design in Chapter 5.



Chapter 5

Example Design

Overview

This chapter briefly explains the 100G Ethernet IP core example design and the various test scenarios implemented within the example design.

Example Design Hierarchy

Figure 5-1 shows the example design hierarchy.



cmac_0_exdes_tb.v




Figure 5-1: Example Design Hierarchy

Figure 5-1 shows the instantiation of various modules and their hierarchy in the example design. The cmac_0 module instantiates the 100G Ethernet core and GT along with various helper blocks. The cmac_0_pkt_gen_mon module instantiates the cmac_0_pkt_gen (packet generator) and cmac_0_pkt_mon (packet monitor). The cmac_0_pkt_gen_mon and cmac_0 handshake with each other using a few signals namely the GT locked, RX alignment, and data transfer signals per the LBUS protocol (described in later sections). The cmac_0_pkt_gen module is mainly responsible for the generation of packets. It contains a state machine that monitors the status of GT and 100G Ethernet core (that is, GT lock and RX alignment) and sends traffic to the 100G Ethernet core. Similarly the cmac_0_pkt_mon module is mainly responsible for reception and checking of packets from the 100G Ethernet core (that is, GT lock and RX alignment) and sends traffic to the that monitors the status of GT and 100G Ethernet core. It also contains a state machine that monitors the status of GT and checking of GT and 100G Ethernet core (that is, GT lock and RX alignment) and receives traffic from the 100G Ethernet core.



Other optional modules instantiated in the example design are as follows:

- **cmac_0_trans_debug**: This module brings out all the DRP ports of the transceiver module out of the CMAC core. This module is present in the example design for the following conditions:
 - When you select the Runtime Selectable mode in the 100G Ethernet GUI, this module is used to perform the GT DRP writes to change the GT configuration (for example, from CAUI-4 to CAUI-10 / CAUI-10 to CAUI-4). After completion of the DRP write, this module generates the drp_done_out signal that is used to reset the GT.
 - When you select **Additional transceiver control and status port** in the GT Selections and Configuration Tab of the 100G Ethernet GUI.
- **cmac_0_common_wrapper**: When you select Include **Shared Logic in example design** in the GT Selections and Configuration Tab of the 100G Ethernet GUI, this module is present in the example design. This module brings the transceiver common module out of the CMAC core.
- **Retiming registers**: Retiming registers are introduced between the 100G Ethernet core and the transceiver when you select **Enable retiming register** in the General Configuration Tab. This includes a one-stage fabric register between 100G Ethernet core macro and the transceiver to ease timing, using the gt_txusrclk2 and gt_rxusrclk2 for the TX and RX paths respectively.
- **Tx / Rx Sync register**: The TX Sync register double synchronizes the data between the 100G Ethernet core and the transceiver with respect to the tx_clk and tx_reset. The RX Sync register double synchronizes the data between the transceiver and the 100G Ethernet core with respect to the rx_serdes_clk and rx_serdes_reset.
- rx_ptp_adjust_top: When you select Enable time stamping in the General Configuration Tab, this module is present inside the packet monitor module. This soft logic can improve timestamp accuracy and compensate for the lane alignment FIFO fill levels by adding or subtracting the relative fill level of the selected lane. The reference fill level can be the minimum, average, or maximum fill levels. This module has a window averaging block with fixed window size of 16.

User Interface

GPIOs have been provided to control the example design. I/Os are as listed in Table 5-1.

Note: For all the input and output signals mentioned in Table 5-1, a three-stage registering has been done internally.



Table 5-1:User I/O Ports

Name	Size	Direction	Description
sys_reset	1	Input	Reset for cmac_0
gt_ref_clk_p	1	Input	Differential input clk to GT
gt_ref_clk_n	1	Input	Differential input clk to GT
init_clk	1	Input	Stable input clk to GT
lbus_tx_rx_restart_in	1	Input	 This signal used to initiate the state transaction in the packet generator and monitor module. If you set the mode as CAUI-10/CAUI 4, this signal is used to enable the packet generation and reception when the packet generator and the packet monitor are idle. For example, tx_busy_led = 0 and rx_busy_led = 0. If you set the mode as Runtime Selectable, this signal is used to initiate the DRP write operation to switch the operation mode of CMAC when the packet generator and the packet generator and the packet monitor are idle. For example, tx_busy_led = 0 and rx_busy_led = 0.
tx_gt_locked_led	1	Output	Indicates that GT has been locked. (This pin is available only for Simplex TX mode.)
tx_done_led	1	Output	Indicates that the packet generator has sent all the packets.
tx_fail_led	1	Output	Indicates that TX FIFO overflow / underflow error has occurred.
tx_busy_led	1	Output	Indicates that the generator busy and is not able to respond to the lbus_tx_rx_restart_in command.
rx_gt_locked_led	1	Output	Indicates that GT has been locked.
rx_aligned_led	1	Output	Indicates that RX alignment has been achieved.
rx_done_led	1	Output	Indicates that the monitor has received all packets.
rx_data_fail_led	1	Output	Indicates data comparison failed in the packet monitor.
rx_busy_led	1	Output	Indicates that the monitor busy and is not able to respond to the lbus_tx_rx_restart_in command.



57

Modes of Operation

Three modes of operations are supported for this example design which are:

- Duplex Mode
- Simplex TX Mode
- Simplex RX Mode

IMPORTANT: Simplex TX Mode and Simplex RX Mode are not supported in this core version.

Duplex Mode

In this mode of operation both the 100G Ethernet core transmitter and receiver are active and loopback is provided at the GT output interface, that is, output is fed back as input. Packet generation and monitor are also active in this mode.

To enable this mode of operation, you should select the Duplex mode from the Vivado IDE parameters. Figure 5-2 shows the duplex mode of operation.




Figure 5-2: Duplex Mode of Operation

Simplex TX Mode

In this mode of operation only the 100G Ethernet core transmitter is enabled as shown in Figure 5-3. Also, only packet generator will be enabled for the generation of packets.

To enable this mode of operation you should select the Simplex TX mode from the Vivado IDE. Figure 5-3 shows the Simplex TX mode of operation.








Figure 5-3: Simplex TX Mode of Operation

Simplex RX Mode

In this mode of operation only the 100G Ethernet core receiver is enabled as shown in Figure 5-4. Also only the packet monitor will be enabled for the reception of packets.

To enable this mode of operation you should select **Simplex Rx** mode from the Vivado IDE parameters. Figure 5-4 shows the Simplex RX mode of operation.




Figure 5-4: Simplex RX Mode of Operation



Transaction Flow

This section describes the flow of data between cmac_0_pkt_gen_mon and cmac_0 and various state transitions that happen within cmac_0_pkt_gen and cmac_0_pkt_mon.

Packet Generation

The module cmac_0_pkt_gen is responsible for generation of LBUS packets. The packet generator waits for the transceivers to achieve lock and for the CMAC RX to get aligned. After this has occurred, the packet generator sends a predefined number of packets. A Finite State Machine (FSM) is used to generate the LBUS packets. A functional description of each state is as follows:

- **STATE_TX_IDLE**: By default the controller is in this state. When reset_done becomes High, it moves to the STATE_GT_LOCKED state.
- **STATE_GT_LOCKED**: This state sets ctl_tx_send_rfi=1, tx_core_busy_led=1 and gt_lock_led=1. It then moves to the STATE_WAIT_RX_ALIGNED state. In runtime selectable mode, this state sets caui_mode_change=1 to trigger the trans_debug module to start the DRP operation for the transceiver. It then moves to the STATE_SWITCH_CMAC_MODE state.
- **STATE_WAIT_RX_ALIGNED**: This state waits for the CMAC cores to indicate stat_rx_aligned=1, which means that the CMAC RX core is locked. After that, it moves to the STATE_PKT_TRANSFER_INIT state.
- **STATE_PKT_TRANSFER_INIT**: This state sets rx_aligned_led=1 and tx_core_busy_led=1. It then initializes all signals to start LBUS packet generation and moves to the STATE_LBUS_TX_ENABLE state.
- **STATE_LBUS_TX_ENABLE**: This state checks for the number of packets to be generated and sends LBUS packets of a predefined size. After sending all the packets, the FSM moves to the STATE_LBUS_TX_DONE state. During transmission of the packets, if tx_rdyout=0, tc_ovfout=1 or tx_unfout=1, the FSM controller moves to the STATE_LBUS_TX_HALT state.
- **STATE_LBUS_TX_HALT**: In this state, the controller generates the tx_fai1_reg flag if tc_ovfout or tx_unfout is High. Then the FSM moves to the STATE_LBUS_TX_DONE state. If tx_rdyout becomes High, the FSM moves to the STATE_LBUS_TX_ENABLE state to proceed with packet generation.
- **STATE_LBUS_TX_DONE**: This state resets all signals related to packet generation and sets tx_done_led =1. It checks if TX_FLOW_CONTROL is enabled. If enabled, the FSM moves to the STATE_TX_PAUSE_INIT state. If TX_FLOW_CONTROL is now enabled, the FSM moves to the STATE_WAIT_FOR_RESTART state.
- **STATE_WAIT_FOR_RESTART**: In this state, all the packet generator parameters reset to the default values and reset tx_busy_led=0. The FSM moves to



STATE_PKT_TRANSFER_INIT at tx_restart_rising_edge. In runtime selectable mode, the FSM moves to the STATE_GT_LOCKED state to initiate the transceiver reconfiguration.

- **STATE_TX_PAUSE_INIT**: This state sets ctl_tx_pause_enable = 9'h100 and ctl_tx_pause_req[8] = 1 and waits for the stat_tx_pause signal to be High. Then, the FSM moves to the STATE_TX_PPP_INIT state.
- STATE_TX_PPP_INIT: In this state, the controller sets ctl_tx_pause_enable = 9'hOff and ctl_tx_pause_req[7:0] one bit at a time in decrementing order (bit 7 to bit 0). It then waits for stat_tx_pause_valid[0] to become High and moves to the STATE_TX_PAUSE_DONE state.
- **STATE_TX_PAUSE_DONE**: In this state, all the pause signals are reset. The controller then moves to the STATE_WAIT_FOR_RESTART state.
- **STATE_SWITCH_CMAC_MODE**: This state is present in runtime selectable mode. It sets caui_mode_change=1, which triggers the trans_debug module to start the transceiver DRP to change the mode (CAUI-10 to CAUI-4 or CAUI-4 to CAUI-10).

The state transition occurring during this process is shown in Figure 5-5.






Figure 5-5: State Transition Diagram for Packet Generator



In the Simplex TX mode of operation because RX alignment information is not available, thus state machine waits for the user input LBUS_TX_RX_RESTART_IN. After you assert this command, the input packet transmission begins.

Packet Reception

The module cmac_0_pkt_mon is responsible for reception of packets. The packet monitor waits for transceivers to achieve lock and for the CMAC RX to achieve alignment. After this has occurred, the packet monitor receives a predefined number of packets. The FSM is used to monitor the RX LBUS signals. A functional description of each state is as follows:

- **STATE_RX_IDLE**: By default, the FSM is in the IDLE state. When reset_done goes High, the FSM moves to the STATE_GT_LOCKED state.
- **STATE_GT_LOCKED**: This state sets gt_lock_led=1, rx_core_busy_led=1, and ctl_rx_enable=1. Then the FSM moves to the STATE_WAIT_RX_ALIGNED state.
- **STATE_WAIT_RX_ALIGNED**: This state waits for stat_rx_aligned=1, which indicates that the CMAC RX core is aligned. The FSM then moves to the STATE_PKT_TRANSFER_INIT state.
- **STATE_PKT_TRANSFER_INIT**: This state sets rx_aligned_led=1, rx_core_busy_led=1, initializes all signals to start LBUS packet generation, and then moves to the STATE_LBUS_TX_ENABLE state.
- **STATE_LBUS_RX_ENABLE**: This state receives LBUS packets and compares them to the expected packets. If there is a mismatch, it sets rx_data_fail_led=1. This flag is reset only when lbus_tx_rx_restart_in=1. After receiving all the packets, the FSM moves to the STATE_LBUS_RX_DONE state.
- **STATE_LBUS_RX_DONE**: This state resets all the signals related to LBUS packets, sets the rx_done_led=1, and moves to the STATE_WAIT_FOR_RESTART state. If the TX Flow Control and RX Flow Control functions are enabled, it waits for pause_test_done=1 and then moves to the STATE_WAIT_FOR_RESTART state.
- **STATE_WAIT_FOR_RESTART**: This state resets all signals related to the LBUS packet monitor and resets rx_core_busy_led=0. It then waits for rx_restart_rise_edge=1 and stat_rx_aligned=1. The FSM then moves to the STATE_PKT_TRANSFER_INIT state.

The state transition occurring during this process is shown in Figure 5-6.








Figure 5-6: **State Transition Diagram for Packet Monitor**

When RX flow control is enabled, the corresponding input control signals will be initialized to enable Pause and Priority Pause frames reception.

Runtime Selectable

When you select the Mode option as runtime selectable, the cmac_0_runtime_switch module will be present in the example design. This cmac_0_runtime_switch module is responsible for performing the DRP write operation to switch the transceiver operation mode, that is, CAUI10-CAUI4/CAUI4-CAUI10. This module checks the caui_mode_change signal from the generator. Whenever it gets a mode_change request it starts the DRP write operation for the transceiver common and transceiver channel and resets the CMAC core. The state transition occurred during this process is shown in Figure 5-7:






Figure 5-7: State Transition Diagram for cmac_0_runtime_switch

For reference frequency 161.1328125 MHz, DRP addresses and the DIN value for different transceiver modules are listed in Table 5-2 (all values are in hexadecimal).

Table 5-2:	DRP Address and Values to Switch the Mode

Module	DRP Address	CAUI-10 DRP DIN Value	CAUI-4 DRP DIN Value
GTY Common	00E	0000	0001
GTY Common	014	003E	004E
GTY Channel	03E	A182	A1A6
GTY Channel	085	057C	097C
GTY Channel	003	0881	08E1



Module	DRP Address	CAUI-10 DRP DIN Value	CAUI-4 DRP DIN Value
GTY Channel	07A	B004	B007
GTY Channel	066	3131	3132

Table 5-2: DRP Address and Values to Switch the Mode (Cont'd)


Shared Logic Implementation

Shared logic includes the GT common module which can be present as part of GT or in the example design. By default shared logic is present inside the core. If you want to instantiate Shared logic in the example design, select the **Include Shared logic in example design** radio button in the Vivado IDE.

This feature provides the following advantages:

- Allow customers to share common blocks across multiple instantiations
- · Minimize the amount of HDL modifications required by customer
- Still allow customizations beyond the normal use-cases
- Allow core upgrade without overwriting customer work

Figure 5-8 shows the implementation when shared logic is instantiated in the Example design.










Figure 5-8: Example Design Hierarchy with Shared Logic Implementation



Use Case for Different Modes

This section describes the use case for different modes of operation of the 100G Ethernet core.

Simulation — Duplex/Simplex RX Mode




Figure 5-9: Simulation Use Case for Duplex/Simplex RX Configuration



Simulation — Simplex TX Mode




Figure 5-10: Simulation Use Case for Simplex TX Configuration



Validation — Duplex/Simplex RX mode

Figure 5-11 shows the LED behavior and input switch condition for the validation of the 100G Ethernet core on the board for the Duplex/Simplex RX mode configuration.

Validation — Passing Scenario Duplex/Simplex RX Mode





Figure 5-11: Board Validation for Duplex/Simplex RX Configuration - Passing Scenario





Validation — Failing Scenario Duplex/Simplex RX Mode

Figure 5-12: Board Validation for Duplex/Simplex RX Configuration - Failing Scenario



Validation — Simplex Mode

Figure 5-13 describes the LED behavior and input switch condition for the validation of the 100G Ethernet core onboard for Simplex TX mode configuration.

Validation — Passing Scenario Simplex TX Mode



Figure 5-13: Board Validation for Simplex TX Configuration - Passing Scenario



Validation —	· Failing	Scenario	Simplex	TX Mode
--------------	-----------	----------	---------	---------




Figure 5-14: Board Validation for Simplex TX Configuration - Failing Scenario

Simulating the Example Design

The example design provides a quick way to simulate and observe the behavior of the 100G Ethernet core example design projects generated using the Vivado Design Suite.

The currently supported simulators are:

- Vivado simulator (default)
- Mentor Graphics QuestaSim/ModelSim (integrated in the Vivado IDE)
- Cadence Incisive Enterprise Simulator (IES)
- Synopsys VCS and VCS MX

The simulator uses the example design test bench and test cases provided along with the example design.

For any project (100G Ethernet core) generated out of the box, the simulations can be run in the following ways:



- 1. In the Sources Window, right-click the example project file (.xci), and select **Open IP Example Design**. The example project is created.
- 2. In the Flow Navigator (left-hand pane), under Simulation, right-click **Run Simulation** and select **Run Behavioral Simulation**.

Note: The post-synthesis and post-implementation simulation options are not supported for the 100G Ethernet core.

After the Run Behavioral Simulation Option is running, you can observe the compilation and elaboration phase through the activity in the **Tcl Console**, and in the **Simulation** tab of the **Log** Window.

3. In **Tcl Console**, type the run all command and press **Enter**. This runs the complete simulation as per the test case provided in example design test bench.

After the simulation is complete, the result can be viewed in the **Tcl Console**.

To change the simulators:

- 1. In the Flow Navigator, under Simulation, select **Simulation Settings**.
- 2. In the Project Settings for Simulation dialog box, change the Target Simulator to **Questa Sim/ModelSim**.
- 3. When prompted, click **Yes** to change and then run the simulator.

Synthesizing and Implementing the Example Design

To run synthesis and implementation on the example design in the Vivado Design Suite, do the following steps:

1. Go to the XCI file, right-click, and select **Open IP Example Design**.

A new Vivado tool window opens with the project name "example_project" within the project directory.

2. In the Flow Navigator, click Run Synthesis and Run Implementation.

TIP: Click **Run Implementation** first to run both synthesis and implementation.

Click Generate Bitstream to run synthesis, implementation, and then bitstream.



Appendix A

Migrating and Upgrading

Migrating to the Vivado Design Suite

Not Applicable

Upgrading in the Vivado Design Suite

Not Applicable

Appendix B



Debugging

This appendix includes details about resources available on the Xilinx Support website and debugging tools.

Finding Help on Xilinx.com

To help in the design and debug process when using the 100G Ethernet core, the <u>Xilinx</u> <u>Support web page</u> (www.xilinx.com/support) contains key resources such as product documentation, release notes, answer records, information about known issues, and links for obtaining further product support.

Documentation

This product guide is the main document associated with the 100G Ethernet core. This guide, along with documentation related to all products that aid in the design process, can be found on the Xilinx Support web page (<u>www.xilinx.com/support</u>) or by using the Xilinx Documentation Navigator.

Download the Xilinx® Documentation Navigator from the Design Tools tab on the Downloads page (<u>www.xilinx.com/download</u>). For more information about this tool and the features available, open the online help after installation.

Solution Centers

See the <u>Xilinx Solution Centers</u> for support on devices, design tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

The Solution Center specific to the 100G Ethernet core is Xilinx Ethernet IP Solution Center.



Answer Records

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that users have access to the most accurate information available.

Answer Records for this core can be located by using the Search Support box on the main <u>Xilinx support web page</u>. To maximize your search results, use proper keywords such as

- Product name
- Tool message(s)
- Summary of the issue encountered

A filter search is available after results are returned to further target the results.

Master Answer Record for the 100G Ethernet core

AR: <u>58696</u>

Contacting Technical Support

Xilinx provides technical support at <u>www.xilinx.com/support</u> for this LogiCORE[™] IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled DO NOT MODIFY.

To contact Xilinx Technical Support:

- 1. Navigate to <u>www.xilinx.com/support</u>.
- 2. Open a WebCase by selecting the <u>WebCase</u> link located under Additional Resources.

When opening a WebCase, include:

- Target FPGA including package and speed grade.
- All applicable Xilinx design tools and simulator software versions.
- Additional files based on the specific issue might also be required. See the relevant sections in this debug guide for guidelines about which file(s) to include with the WebCase.

Note: Access to WebCase is not available in all cases. Log in to the WebCase tool to see your specific support options.





Vivado Lab Tools

Vivado[®] lab tools insert logic analyzer and virtual I/O cores directly into your design. Vivado lab tools also allow you to set trigger conditions to capture application and integrated block port signals in hardware. Captured signals can then be analyzed. This feature in the Vivado IDE is used for logic debugging and validation of a design running in Xilinx devices.

The Vivado logic analyzer is used with the logic debug IP cores, including:

- ILA 2.0 (and later versions)
- VIO 2.0 (and later versions)

See the Vivado Design Suite User Guide: Programming and Debugging (UG908) [Ref 11].

Simulation Debug

The 100G Ethernet core example design includes a sample simulation test bench. This consists of a loopback from the TX side of the user interface, through the TX circuit, looping back to the RX circuit, and checking the received packets at the RX side of the user interface.

This section contains details about items that should be checked if the simulation does not run properly from the scripts.

Slow Simulation

Simulations may appear to run slowly under some circumstances. If a simulation is unacceptably slow, the following suggestions may improve the run time performance.

- Use a faster computer with more memory.
- Make use of a Platform LSF (Load Sharing Facility), if available.
- Bypass the Xilinx transceiver (this may require creating your own test bench).
- Send fewer packets. This can be accomplished by modifying the appropriate parameter in the provided sample test bench.
- Specify a shorter time between alignment markers. This should result in a shorter lane alignment phase at the expense of more overhead. However, when the 100G Ethernet core is implemented in hardware, the distance between alignment markers should follow the specification recommendations (after every 16,383 words). Contact Xilinx technical support for assistance if required (www.xilinx.com/support).





Simulation Fails Before Completion

If the sample simulation fails or hangs before successfully completing, then it is possible that a timeout has occurred. Ensure that the simulator timeouts are long enough to accommodate the waiting periods in the simulation, for example during the lane alignment phase.

Simulation Completes But Fails

In the event that the sample simulation completes with a failure, please contact Xilinx technical support (<u>www.xilinx.com/support</u>). The test will normally complete successfully. Consult the sample simulation log file for the expected behavior.

Hardware Debug

Hardware issues range from link bring-up to problems seen after hours of testing. This section provides debug steps for common issues.

General Checks

Ensure that all the timing constraints for the core are properly incorporated from the example design and that all constraints are met during implementation.

- Does it work in post-place and route timing simulation? If problems are seen in hardware but not in timing simulation, this could indicate a PCB issue. Ensure that all clock sources are active and clean.
- If using MMCMs in the design, ensure that all MMCMs have obtained lock by monitoring the LOCKED port.

Ethernet Specific Checks

A number of issues can occur during the first hardware test. This section details the debugging process. It is assumed that the 100G Ethernet core has already passed all simulation testing which is being implemented in hardware. This is a pre-requisite for any kind of hardware debug.

The following sequence helps to isolate ethernet-specific problems:

- 1. Clean up Signal Integrity.
- 2. Ensure that each SerDes achieves CDR lock.
- 3. Check that each lane has achieved word alignment.
- 4. Check that lane alignment has been achieved.



5. Proceed to Interface Debug and Protocol Debug.

Signal Integrity

If you are bringing up a board for the first time and the 100G Ethernet core does not seem to be achieving lane alignment, the most likely problem is related to signal integrity. Signal integrity issues must be addressed before any other debugging can take place.

Even if lane alignment is achieved, periodic BIP8 errors create signal integrity issues. Check the BIP8 signals to assist with debugging.



IMPORTANT: It assumed that the PCB itself has been designed and manufactured in accordance with the required trace impedances and trace lengths, including the requirements for skew set out in the IEEE 802.3 specification.)

Signal integrity should be debugged independently from the 100G Ethernet core. The following checks should be made:

- Transceiver Settings
- Checking For Noise
- Bit Error Rate Testing

If assistance is required for transceiver and signal integrity debugging, contact Xilinx technical support (<u>www.xilinx.com/support</u>).

Lane Swapping

In Ethernet, physical lanes can be swapped and the protocol will align lanes correctly. Therefore lane swapping should not cause any problems.

N/P Swapping

If the positive and negative signals of a differential pair are swapped, then data will not be correctly received on that lane. Verify that each link has the correct polarity of each differential pair.

Clocking and Resets

See Clocking and Resets in Chapter 3 the clocking and reset section of the User Guide for these requirements.

Ensure that the clock frequencies for both the 100G Ethernet core as well as the Xilinx transceiver reference clock match the configuration requested when the IP core was ordered. The core clock has a minimum frequency associated with it. The maximum core clock frequency is determined by timing constraints. The minimum core clock frequency is



derived from the required Ethernet bandwidth plus the margin reserved for clock tolerance, wander and jitter.

The first thing to verify during debugging is to ensure that resets remain asserted until the clock is stable. It must be frequency-stable as well as free from glitches before the 100G Ethernet core is taken out of reset. This applies to both the SerDes clock as well as the IP core clock.

If any subsequent instability is detected in a clock, the 100G Ethernet core must be reset. One example of such instability is a loss of CDR lock. The user logic should determine all external conditions which would require a reset (for example, clock glitches, loss of CDR lock, or power supply glitches).

Configuration changes cannot be made unless the IP core is reset. An example of a configuration change would be setting a different maximum packet length. Check the description for the particular signal on the port list to determine if this requirement applies to the parameter that is being changed (Table 2-3).

Interface Debug

The 100G Ethernet core user interface is the segmented LBUS (Local bus). This section details debugging information for the TX and RX interfaces.

TX Debug

TX debugging is assisted by means of several diagnostic signals. See Table 2-3 for more details.

Buffer Errors

Data must be written to the TX LBUS os that there are no overflow or underflow conditions. The LBUS bandwidth must always be greater than the Ethernet bandwidth to guarantee that data can be sent without interruption.

When writing data to the LBUS, the tx_rdyout signal must always be observed. This signal indicates whether the fill level of the TX buffer is within an acceptable range or not. If this signal is ever asserted, you must stop writing to the TX LBUS until the signal is de-asserted. Because the TX LBUS has greater bandwidth than the TX Ethernet interface, it is not unusual to see this signal being frequently asserted and this is not a cause for concern. You must simply ensure that TX writes are stopped when tx_rdyout is asserted.

The level at which tx_rdyout becomes asserted is set by a pre-determined threshold.



IMPORTANT: In the event that tx_rdyout is ignored, the signal tx_ovfout may be asserted, indicating a buffer overflow. This should be prevented. Xilinx recommends that the core be reset if



 tx_ovfout is asserted. Do not attempt to continue debugging once tx_ovfout has been asserted until the cause of the overflow has been addressed.

When a packet data transaction has begun in the TX direction, it must continue until completion or there may be a buffer underflow as indicated by the signal stat_tx_underflow_err. This must not be allowed to occur. Data must be written on the TX LBUS without interruption. Ethernet packets must be present on the line from start to end with no gaps or idles. If stat_tx_underflow_err is asserted, debugging must stop until the condition which caused the underflow has been addressed.

RX Debug

See the port list in Table 2-3 for a complete description of the diagnostic signals that are available to debug the RX.

Receiver Errors

If the Ethernet packets are being transmitted properly according to the 802.3 protocol, there should not be RX errors. However, the signal integrity of the received signals must be verified first.

The stat_rx_bip_err signals provide a per-lane indicator of signal quality. The stat_rx_hi_ber signal is asserted when the bit error rate is too high, according to the 802.3 protocol. The threshold is BER = 10-4.

To aid in debug, a local loopback can be performed at the transceiver level. This connects the TX SerDes to the RX SerDes and bypasses potential signal integrity problems. The received data can be checked against the transmitted packets to verify that the logic is operating properly.

Protocol Debug

To achieve error-free data transfers with the 100G Ethernet core, the 802.3 specification should be followed. Note that signal integrity should always be ensured before proceeding to the protocol debug.

Alignment Marker Spacing

According to the 802.3 specification, the alignment marker spacing should be set to 16,383 for both the TX and RX. Check that both ends of the link are programmed to this value.



Diagnostic Signals

There are many error indicators available to check for protocol violations. Carefully read the description of each one to see if it is useful for a particular debugging problem. See Table 2-3 for more details.

The following is a suggested debug sequence.

- 1. Ensure that Word sync has been achieved.
- 2. Ensure that Lane sync has been achieved (this uses the lane marker alignment words which occur after every 16,383 words).
- 3. Verify that the BIP8 indicators are clean.
- 4. Make sure there are no descrambler state errors.
- 5. Eliminate CRC32 errors, if any.
- 6. Make sure the LBUS protocol is being followed correctly.
- 7. Ensure that there are no overflow or underflow conditions when packets are sent.

Statistics Counters

When error-free communication has been achieved, the statistics indicators can be monitored to ensure that traffic characteristics meet expectations. Some signals are strobes only, which means that the counters are not part of the core. This is done so that the counter size can be customized. The counters are optional.



Appendix C

Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see Xilinx Support.

References

These documents provide supplemental material useful with this product guide:

- 1. IEEE 1588-2008 (standards.ieee.org/findstds/standard/1588-2008.html)
- 2. IEEE std 802.3-2012 (standards.ieee.org/findstds/standard/802.3-2012.html)
- 3. Virtex UltraScale Architecture Data Sheet: DC and AC Switching Characteristics (DS893)
- 4. UltraScale FPGAs Transceiver Wizards (PG182)
- 5. UltraScale Architecture Clocking Resource User Guide (UG572)
- 6. Vivado Design Suite User Guide: Designing with IP (UG896)
- 7. Vivado Design Suite User Guide: Getting Started (UG910)
- 8. Vivado Design Suite User Guide: Logic Simulation (UG900)
- 9. Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994)
- 10. Vivado Design Suite User Guide: Using Constraints (UG903)
- 11. Vivado Design Suite User Guide: Programming and Debugging (UG908)
- 12. Vivado Design Suite User Guide Implementation (UG904)
- 13. Kintex UltraScale FPGAs GTH Transceivers User Guide (UG576)
- 14. Virtex UltraScale FPGAs GTY Transceivers User Guide (UG578)



Revision History

Date	Version	Revision
10/01/2014	1.3	Updated information on the segmented LBUS in Chapter 3, "Designing with the Core."
		Removed Appendix C, Segmented LBUS Protocol.
06/04/2014	1.2	Updated core to v1.2.
		 Added example design clocking information.
04/02/2014	1.1	Added DRP blocks to Figure 2-1.
		Added transceiver selection rules.
		Updated General Configuration table
		 Added resources and performance characteristics.
		• Updated screen displays in Chapter 4, Figure 5-1, and Figure 5-5.
		• Provided description of other optional modules instantiated in the example design.
		Updated Control/Pause Packet Processing table.
		Updated GT Selections and Configurations table.
		Added new constraints information.
		Added DRP information.
		Added Shared Logic Implementation and Runtime Selectable sections.
12/18/2013	1.0	Initial Xilinx release.

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at http://www.xilinx.com/legal.htm#tos.

© Copyright 2013–2014 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.