

# Integrated Interlaken up to 150G v1.7

## *LogiCORE IP Product Guide*

**Vivado Design Suite**

**PG169 September 30, 2015**

# Table of Contents

## IP Facts

### Chapter 1: Overview

Feature Summary . . . . .	6
Applications . . . . .	7
Unsupported Features . . . . .	7
Licensing and Ordering Information . . . . .	7

### Chapter 2: Product Specification

Typical Operation . . . . .	9
Standards . . . . .	10
Performance and Resource Utilization . . . . .	11
Port Descriptions . . . . .	11
Attribute Descriptions . . . . .	27

### Chapter 3: Designing with the Core

Clocking . . . . .	32
Resets . . . . .	33
User Interface . . . . .	36
Status/Control Interface . . . . .	51
Transceiver Interface . . . . .	61
Dynamic Reconfiguration Port . . . . .	61

### Chapter 4: Design Flow Steps

Customizing and Generating the Core . . . . .	65
Constraining the Core . . . . .	73
Simulation . . . . .	74
Synthesis and Implementation . . . . .	74

### Chapter 5: Example Design

Overview . . . . .	75
User Interface . . . . .	79
Core XCI Top-Level Port List . . . . .	80

Modes of Operation . . . . .	101
Transaction Flow . . . . .	105
CORE DRP Operation . . . . .	110
AXI4-Lite Interface Implementation . . . . .	110
Use Case for Different Modes . . . . .	124
Simulating the Example Design . . . . .	129
Synthesizing and Implementing the Example Design . . . . .	130

## Appendix A: Migrating and Upgrading

Migrating to the Vivado Design Suite . . . . .	131
Upgrading in the Vivado Design Suite . . . . .	131

## Appendix B: Out-of-Band Flow Control

Overview . . . . .	132
Port List . . . . .	134
General Operation . . . . .	138

## Appendix C: Debugging

Finding Help on Xilinx.com . . . . .	141
Vivado Design Suite Debug Feature . . . . .	142
Simulation Debug . . . . .	142
Hardware Debug . . . . .	143
Interface Debug . . . . .	145
Protocol Debug . . . . .	147

## Appendix D: Additional Resources and Legal Notices

Xilinx Resources . . . . .	149
References . . . . .	149
Revision History . . . . .	150
Please Read: Important Legal Notices . . . . .	151

## Introduction

The Xilinx® Integrated Interlaken up to 150G LogiCORE™ IP is a scalable chip-to-chip interconnect protocol designed to enable the following for use in select UltraScale™ architectures:

- The lane logic only mode allows each serial transceiver to be used to build a fully featured Interlaken interface. In devices with 48 serial transceivers, up to 600 Gb/s of total throughput can be sustained.
- The protocol logic supported in each integrated IP core scales up to 150 Gb/s.

The integrated Interlaken IP core solution is designed to be compliant with *Interlaken Protocol Definition, Revision 1.2, October 7, 2008* [Ref 1]. This integrated IP core implements both the lane logic and protocol logic portions of the specification, which saves approximately 40 to 50k logic cells (LCs) per instantiation and uses about 1/8th the power of soft implementations.

## Features

- A total bandwidth up to 150 Gb/s, available in the following configurations
  - 1 to 12 lanes x up to 12.5 Gb/s
  - 1 to 6 lanes x 12.5 Gb/s to 25.78125 Gb/s
- Data striping and de-striping across 1 to 12 lanes
- Lane decommissioning
- Supports both packet and burst interleaved modes

See [Feature Summary in Chapter 1](#) for more features.

LogiCORE IP Facts Table	
<b>Core Specifics</b>	
Supported Device Family <sup>(1)</sup>	Virtex® UltraScale
Supported User Interfaces	Segmented LBUS
Resources	<a href="#">Performance and Resource Utilization web page</a>
<b>Provided with Core</b>	
Design Files	Verilog
Example Design	Verilog
Test Bench	Verilog
Constraints File	Xilinx Design Constraints (XDC)
Simulation Model	Verilog
Supported S/W Driver	N/A
<b>Tested Design Flows<sup>(2)</sup></b>	
Design Entry	Vivado® Design Suite
Simulation	For supported simulators, see the <a href="#">Xilinx Design Tools: Release Notes Guide</a> .
Synthesis	Vivado synthesis
<b>Support</b>	
Provided by Xilinx at the <a href="#">Xilinx Support web page</a>	

### Notes:

1. For a complete list of supported devices, see the Vivado IP catalog.
2. For the supported versions of the tools, see the [Xilinx Design Tools: Release Notes Guide](#)

# Overview

This product guide describes the function and operation of the Xilinx® integrated Interlaken core, including how to design, customize, and implement it.

The integrated Interlaken IP core is a high-performance, low-power, flexible implementation of the Interlaken protocol, based on the Interlaken Protocol definition rev. 1.2. The Interlaken integrated IP core is a highly configurable integrated IP core that can support an overall bandwidth up to 150 Gb/s for protocol logic transmission.

The core instantiates the Interlaken integrated IP core found in the UltraScale devices. This core simplifies the design process and reduces time to market.

Using the latest serial transceiver technology and a flexible protocol layer, Interlaken minimizes the pin and power overhead of chip-to-chip interconnect and provides a scalable solution that can be used throughout an entire system. In addition, Interlaken uses two levels of cyclic redundancy check (CRC) and a synchronous data scrambler to ensure data integrity and link robustness. See [Chapter 2, Product Specification](#) for details on the core.



---

**RECOMMENDED:** *For the best results, previous experience building high performance, pipelined FPGA designs using Xilinx implementation software and constraint files is recommended.*

---

---

## Feature Summary

- Programmable BurstMax, BurstShort, and MetaFrameSize parameters
- 64B/67B encoding and decoding
- Automatic word and lane alignment
- Synchronous data scrambler
- Uses GTY or GTH transceivers for UltraScale devices
- 512-bit segmented LBUS user-side interface
- 64-bit interface to the serial transceiver
- CRC24 generation and checking for burst data integrity
- CRC32 generation and checking for lane data integrity
- Programmable rate limiting circuitry. Rate matching with a granularity of 1 Gb/s
- Robust error condition detection and recovery
- Channel-level and link-level flow control mechanism
- Support for up to 2,048 different logical channels
- BurstMax can be programmed up to 256 bytes
- Support for BurstShort minimum of 64 bytes and subsequent increments of 32 bytes
- Support for up to 256 different In-Band flow control channels and 2048 out-of-band flow control channels
- Support for link-level flow control
- Meta frame length programmable between 128 to 8K words
- Support for status messaging
- DRP interface for dynamic reconfiguration of the core
- Lane logic only mode. See [IP Facts](#).

---

## Applications

The integrated Interlaken core offers system designers a risk-free and quick path for adopting Interlaken as their chip-to-chip interconnect protocol. Typical applications include:

- MAC-to-Interlaken bridging (for example, 100GE, nx40GE, nx10GE)
- Interlaken switch with 100GE granularity

---

## Unsupported Features

The integrated Interlaken core does not support the following:

- Look-Aside mode
- Retransmission

---

## Licensing and Ordering Information

This Xilinx LogiCORE™ IP core is provided at no additional cost with the Xilinx Vivado® Design Suite under the terms of the [Xilinx End User License](#). Information about this and other Xilinx LogiCORE IP modules is available at the [Xilinx Intellectual Property](#) page. For information about pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your [local Xilinx sales representative](#).

# Product Specification

The integrated Interlaken core is a single core capable of up to 150 Gb/s. The core connects to the serial transceivers at defined rates up to 12.5 Gb/s with GTH transceivers and up to 25.78125 Gb/s with GTY transceivers.

Table 2-1 defines the integrated Interlaken core solutions.

**Table 2-1: Integrated IP Core for Interlaken Solutions**

Lane Width	Line Rate	SerDes	SerDes Width
x1 – x12	Up to 12.5 Gb/s	GTH/GTY	64-bit
x1 – x6	Up to 25.78125 Gb/s	GTY	64-bit

**Note:** The line rate of 25.78125 Gb/s is available on select devices—Virtex® UltraScale FPGAs in typical speed grades.

The integrated Interlaken core internally instantiates the Interlaken integrated IP core (ILKN). The core also instantiates GTH/GTY and an example of how the two integrated IP cores are connected together, along with the reset and clocking for those integrated IP cores.

Figure 2-1 illustrates the following interfaces to the Interlaken integrated IP core.

- Serial transceiver interface
- User-side LBUS interface
- Lane logic bus interface
- Status/Control interface
- DRP interface used for configuration






Figure 2-1: Block Diagram of the Interlaken Integrated IP Core

## Typical Operation

The integrated Interlaken core handles all protocol related functions to communicate to the other devices Interlaken interface. All handshaking, synchronizing and error checking are handled by the Interlaken IP core. You can provide packet data through the Local Bus (LBUS) TX interface and receive it from the LBUS RX interface. The LBUS is designed to match packet bus protocols made common by the SPI4.2 protocol; a detailed description is provided in [Chapter 3, Designing with the Core](#).

The Interlaken IP core is designed to be as flexible as possible and to be used in many different applications. As such, the Interlaken IP core provides all of the flexibility offered by the Interlaken protocol. Flow control information is automatically extracted by the RX path of the Interlaken IP core. You must monitor the flow control information and ensure proper data transmission through the core. Also, the Interlaken IP core TX path consists of a single pipeline with a single memory buffer. You must build the enhanced scheduling algorithm block external to the Interlaken IP core.

Following is an example.

The operation steps after the Interlaken IP core is powered up are as follows:

1. After the device is powered up and the reset procedure completed, the Interlaken IP core TX path starts transmitting Control/Idle words to align and synchronize the receiving device Interlaken interface. Similarly, the Interlaken IP core RX path receives Control/Idle words and completes its own synchronization procedure.
2. You must set all of the flow control inputs to the Interlaken IP core TX path to the XOFF state to prevent any real data transfer.
3. The RX path becomes synchronized and aligned, and signals the user logic that alignment is complete. You can then turn the flow control information from XOFF to XON for any of the channels that are ready to accept data.
4. When the other device is ready to receive data, it sends XON information to the Interlaken IP core. The Interlaken IP core signals the user logic which channels can be used for data transmission.

These steps provide a simple and easily implemented procedure for using the Interlaken IP core. You build a scheduler to multiplex data among the different logical channels and use the flow control information output by the Interlaken IP core to manage the scheduling function. You do not need to be concerned with any of the lower level Interlaken protocol details.

---

## Standards

The Interlaken integrated IP core is compliant with the *Interlaken Protocol Definition, Revision 1.2, October 7, 2008* [Ref 1].

## Performance and Resource Utilization

For full details about performance and resource utilization, visit the [Performance and Resource Utilization web page](#).

## Port Descriptions

Table 2-2 describes the UltraScale device Interlaken (ILKN) primitive ports.

Table 2-2: UltraScale Device Interlaken Primitive Ports

Name	Direction	Clock Domain	Description
<b>Transceiver I/O</b>			
RX_SERDES_DATA0[63:0]	Input	rx_serdes_clk[0]	Data bus from the serial transceiver macros for lane0. There are 12 rx_serdes_data buses; one bus for each serial transceiver lane and each bus has 64 bits. By definition, bit [63] is the first bit received by the Interlaken core. Bit [0] is the last bit received.
RX_SERDES_DATA1[63:0]	Input	rx_serdes_clk[1]	Data bus from the serial transceiver macros for lane1.
RX_SERDES_DATA2[63:0]	Input	rx_serdes_clk[2]	Data bus from the serial transceiver macros for lane2.
RX_SERDES_DATA3[63:0]	Input	rx_serdes_clk[3]	Data bus from the serial transceiver macros for lane3.
RX_SERDES_DATA4[63:0]	Input	rx_serdes_clk[4]	Data bus from the serial transceiver macros for lane4.
RX_SERDES_DATA5[63:0]	Input	rx_serdes_clk[5]	Data bus from the serial transceiver macros for lane5.
RX_SERDES_DATA6[63:0]	Input	rx_serdes_clk[6]	Data bus from the serial transceiver macros for lane6.
RX_SERDES_DATA7[63:0]	Input	rx_serdes_clk[7]	Data bus from the serial transceiver macros for lane7.
RX_SERDES_DATA8[63:0]	Input	rx_serdes_clk[8]	Data bus from the serial transceiver macros for lane8.
RX_SERDES_DATA9[63:0]	Input	rx_serdes_clk[9]	Data bus from the serial transceiver macros for lane9.
RX_SERDES_DATA10[63:0]	Input	rx_serdes_clk[10]	Data bus from the serial transceiver macros for lane10.
RX_SERDES_DATA11[63:0]	Input	rx_serdes_clk[11]	Data bus from the serial transceiver macros for lane11.

Table 2-2: UltraScale Device Interlaken Primitive Ports (Cont'd)

Name	Direction	Clock Domain	Description
TX_SERDES_DATA0[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane0. There are 12 tx_serdes_data buses; one bus for each serial transceiver lane and each bus has 64 bits. By definition, bit [63] is the first bit transmitted by the Interlaken core. Bit [0] is the last bit transmitted.
TX_SERDES_DATA1[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane1.
TX_SERDES_DATA2[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane2.
TX_SERDES_DATA3[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane3.
TX_SERDES_DATA4[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane4.
TX_SERDES_DATA5[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane5.
TX_SERDES_DATA6[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane6.
TX_SERDES_DATA7[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane7.
TX_SERDES_DATA8[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane8.
TX_SERDES_DATA9[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane9.
TX_SERDES_DATA10[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane10.
TX_SERDES_DATA11[63:0]	Output	tx_serdes_refclk	Data bus to the serial transceiver macros for lane11.
RX_SERDES_CLK[11:0]	Input		Recovered clock of each serial transceiver lane. The rx_serdes_data bus for each lane is synchronized to the positive edge of the corresponding bit of this bus.
RX_SERDES_RESET[11:0]	Input	Async	Reset for each RX serial transceiver lane. The recovered clock for each serial transceiver lane has associated with it an active-High reset. This signal should be 1 whenever the associated recovered clock is not operating at the correct frequency. The RX_SERDES_RESET signals should be held in reset until the GT initialization is complete and the clocks are stable.
TX_SERDES_REFCLK	Input		Reference clock for the TX datapath. This clock must be frequency locked to the TX SERDES clock inputs. Typically, the same reference clock used to drive the TX serial transceiver is connected to this input.

Table 2-2: UltraScale Device Interlaken Primitive Ports (Cont'd)

Name	Direction	Clock Domain	Description
TX_SERDES_REFCLK_RESET	Input	Async	Reset for TX Reference clock. This active-High signal should 1 whenever the tx_serdes_refclk input is not operating at the correct frequency as indicated by the transceiver PLL lock signal.
<b>LBUS Interface – Clock/Reset/Control Signals</b>			
CORE_CLK	Input		300/412 MHz core clock. The minimum core clock frequency is 300 MHz for 12 x 12.5 Gb/s mode.
LBUS_CLK	Input		Rate-adapting FIFO clock for the user side logic. LBUS signals are synchronized to this clock.
RX_RESET	Input	Async	Asynchronous reset for the RX circuits. This signal is active-High (1= reset) and must be held High until all of the clocks for the RX path are fully active. These clocks are CORE_CLK, LBUS_CLK and rx_serdes_clk[11:0]. The Interlaken core handles synchronizing the rx_reset input to the appropriate clock domains within the core.
TX_RESET	Input	Async	Asynchronous reset for the TX circuits. This signal is active-High (1= reset) and must be held High until all of the clocks for the TX path are fully active. These clocks are CORE_CLK, LBUS_CLK, and tx_serdes_refclk. The Interlaken core handles synchronizing the tx_reset input to the appropriate clock domains within the core.
RX_OVFOUT	Output	lbus_clk	Receive LBUS overflow. If this signal is asserted, it means that the LBUS clock is too slow for the incoming data stream. The LBUS bandwidth must be greater than the Interlaken bandwidth.
RX_DATAOUT0[127:0]	Output	lbus_clk	Receive segmented LBUS Data for segment0. The value of the bus is only valid in cycles in which RX_ENAOUT is sampled as 1.
RX_DATAOUT1[127:0]	Output	lbus_clk	Receive segmented LBUS Data for segment1.
RX_DATAOUT2[127:0]	Output	lbus_clk	Receive segmented LBUS Data for segment2.
RX_DATAOUT3[127:0]	Output	lbus_clk	Receive segmented LBUS Data for segment3.
RX_CHANOUT0[10:0]	Output	lbus_clk	Receive Channel Number for segment0. The bus indicates the channel number of the in-flight packet and is only valid in cycles in which rx_enaout is sampled as 1. The maximum number of channels is programmed by the ctl_rx_chan_ext pin. See that pin description for the encoding of that signal.

Table 2-2: UltraScale Device Interlaken Primitive Ports (Cont'd)

Name	Direction	Clock Domain	Description
RX_CHANOUT1[10:0]	Output	lbus_clk	Receive Channel Number for segment1.
RX_CHANOUT2[10:0]	Output	lbus_clk	Receive Channel Number for segment2.
RX_CHANOUT3[10:0]	Output	lbus_clk	Receive Channel Number for segment3.
RX_ENAOUT0	Output	lbus_clk	Receive LBUS Enable for segment0. This signal qualifies the other signals of the RX segmented LBUS Interface. Signals of the RX LBUS Interface are only valid in cycles in which rx_enaout is sampled as a 1.
RX_ENAOUT1	Output	lbus_clk	Receive LBUS Enable for segment1.
RX_ENAOUT2	Output	lbus_clk	Receive LBUS Enable for segment2.
RX_ENAOUT3	Output	lbus_clk	Receive LBUS Enable for segment3.
RX_SOPOUT0	Output	lbus_clk	Receive LBUS Start-Of-Packet for segment0. This signal indicates the Start Of Packet (SOP) when it is sampled as a 1 and is only valid in cycles in which rx_enaout is sampled as a 1.
RX_SOPOUT1	Output	lbus_clk	Receive LBUS Start-Of-Packet for segment1.
RX_SOPOUT2	Output	lbus_clk	Receive LBUS Start-Of-Packet for segment2.
RX_SOPOUT3	Output	lbus_clk	Receive LBUS Start-Of-Packet for segment3.
RX_EOPOUT0	Output	lbus_clk	Receive LBUS End-Of-Packet for segment0. This signal indicates the End Of Packet (EOP) when it is sampled as a 1 and is only valid in cycles in which rx_enaout is sampled as a 1.
RX_EOPOUT1	Output	lbus_clk	Receive LBUS End-Of-Packet for segment1.
RX_EOPOUT2	Output	lbus_clk	Receive LBUS End-Of-Packet for segment2.
RX_EOPOUT3	Output	lbus_clk	Receive LBUS End-Of-Packet for segment3.
RX_ERROUT0	Output	lbus_clk	Receive LBUS Error for segment0. This signal indicates that the current packet being received has an error when it is sampled as a 1. This signal is only valid in cycles when both rx_enaout and rx_eopout are sampled as a 1. When this signal is a value of 0, it indicates that there is no error in the packet being received.
RX_ERROUT1	Output	lbus_clk	Receive LBUS Error for segment1.
RX_ERROUT2	Output	lbus_clk	Receive LBUS Error for segment2.
RX_ERROUT3	Output	lbus_clk	Receive LBUS Error for segment3.

Table 2-2: UltraScale Device Interlaken Primitive Ports (Cont'd)

Name	Direction	Clock Domain	Description
RX_MTYOUT0[3:0]	Output	lbus_clk	Receive LBUS Empty for segment0. This bus indicates how many bytes of the rx_dataout bus are <b>empty</b> or <b>invalid</b> for the last transfer of the current packet. This bus is only valid in cycles when both rx_enaout and rx_eopout are sampled as 1. When rx_errout and rx_enaout are sampled as 1, the value of rx_mtyout[3:0] is always 000. Other bits of rx_mtyout are as usual.
RX_MTYOUT1[3:0]	Output	lbus_clk	Receive LBUS Empty for segment1.
RX_MTYOUT2[3:0]	Output	lbus_clk	Receive LBUS Empty for segment2.
RX_MTYOUT3[3:0]	Output	lbus_clk	Receive LBUS Empty for segment3.
<b>LBUS Interface – TX Path Signals</b>			
TX_RDYOUT	Output	lbus_clk	Transmit LBUS Ready. This signal indicates whether the Interlaken core TX path is ready to accept data and provides back-pressure to the user logic. A value of 1 means the user logic can pass data to the core. A value of 0 means the user logic must stop transferring data to the core. When tx_rdyout is asserted depends on a pre-determined value of FIFO fill.
TX_OVFOUT	Output	lbus_clk	Transmit LBUS Overflow. This signal indicates whether you have violated the back pressure mechanism provided by the tx_rdyout signal. If tx_ovfout is sampled as a 1, a violation has occurred. You must design the rest of the user logic to prevent the overflow of the TX interface.
TX_DATAIN0[127:0]	Input	lbus_clk	Transmit segmented LBUS Data for segment0. This bus receives input data from the user logic. The value of the bus is captured in every cycle that tx_enain is sampled as 1.
TX_DATAIN1[127:0]	Input	lbus_clk	Transmit segmented LBUS Data for segment1.
TX_DATAIN2[127:0]	Input	lbus_clk	Transmit segmented LBUS Data for segment2.
TX_DATAIN3[127:0]	Input	lbus_clk	Transmit segmented LBUS Data for segment3.
TX_CHANIN0[10:0]	Input	lbus_clk	Transmit LBUS Channel Number for segment0. This bus receives the channel number for the packet being written. The value of the bus is captured in every cycle that tx_enain is sampled as 1. The maximum number of channels is programmed by the ctl_tx_chan_ext pin. See that pin description for the encoding of that signal.

Table 2-2: UltraScale Device Interlaken Primitive Ports (Cont'd)

Name	Direction	Clock Domain	Description
TX_CHANIN1[10:0]	Input	lbus_clk	Transmit LBUS Channel Number for segment1.
TX_CHANIN2[10:0]	Input	lbus_clk	Transmit LBUS Channel Number for segment2.
TX_CHANIN3[10:0]	Input	lbus_clk	Transmit LBUS Channel Number for segment3.
TX_ENAIN0	Input	lbus_clk	Transmit LBUS Enable for segment0. This signal is used to enable the TX LBUS Interface. All signals on this interface are sampled only in cycles in which tx_enain is sampled as a 1.
TX_ENAIN1	Input	lbus_clk	Transmit LBUS Enable for segment1.
TX_ENAIN2	Input	lbus_clk	Transmit LBUS Enable for segment2.
TX_ENAIN3	Input	lbus_clk	Transmit LBUS Enable for segment3.
TX_SOPIN0	Input	lbus_clk	Transmit LBUS Start Of Packet for segment0. This signal is used to indicate the Start Of Packet (SOP) when it is sampled as a 1 and is 0 for all other transfers of the packet. This signal is sampled only in cycles in which TX_ENAIN is sampled as a 1.
TX_SOPIN1	Input	lbus_clk	Transmit LBUS Start Of Packet for segment1.
TX_SOPIN2	Input	lbus_clk	Transmit LBUS Start Of Packet for segment2.
TX_SOPIN3	Input	lbus_clk	Transmit LBUS Start Of Packet for segment3.
TX_EOPIN0	Input	lbus_clk	Transmit LBUS End Of Packet for segment0. This signal is used to indicate the End Of Packet (EOP) when it is sampled as a 1 and is 0 for all other transfers of the packet. This signal is sampled only in cycles in which tx_enain is sampled as a 1.
TX_EOPIN1	Input	lbus_clk	Transmit LBUS End Of Packet for segment1.
TX_EOPIN2	Input	lbus_clk	Transmit LBUS End Of Packet for segment2.
TX_EOPIN3	Input	lbus_clk	Transmit LBUS End Of Packet for segment3.
TX_ERRIN0	Input	lbus_clk	Transmit LBUS Error for segment0. This signal is used to indicate a packet contains an error when it is sampled as a 1 and is 0 for all other transfers of the packet. This signal is sampled only in cycles in which tx_enain and tx_eopin are sampled as 1.
TX_ERRIN1	Input	lbus_clk	Transmit LBUS Error for segment1.
TX_ERRIN2	Input	lbus_clk	Transmit LBUS Error for segment2.
TX_ERRIN3	Input	lbus_clk	Transmit LBUS Error for segment3.



Table 2-2: UltraScale Device Interlaken Primitive Ports (Cont'd)

Name	Direction	Clock Domain	Description
TX_MTYIN0[3:0]	Input	lbus_clk	Transmit LBUS Empty for segment0. This bus is used to indicate how many bytes of the tx_datain bus are <b>empty</b> or <b>invalid</b> for the last transfer of the current packet. This bus is sampled only in cycles that tx_enain and tx_eopin are sampled as 1. When tx_eopin and tx_errin are sampled as 1, the value of tx_mtyin[2:0] is ignored as treated as if it was 000. The other bits of tx_mtyin are used as usual.
TX_MTYIN1[3:0]	Input	lbus_clk	Transmit LBUS Empty for segment1.
TX_MTYIN2[3:0]	Input	lbus_clk	Transmit LBUS Empty for segment2.
TX_MTYIN3[3:0]	Input	lbus_clk	Transmit LBUS Empty for segment3.
TX_BCTLIN0	Input	lbus_clk	Transmit force insertion of Burst Control word for segment0. This input is used to force the insertion of a Burst Control Word. When tx_bctlin and tx_enain, are sampled as 1, a Burst Control word is inserted before the data on the tx_datain bus is transmitted even if one is not required to observe the BurstMax parameter. This input is used by external schedulers that wish to reduce bandwidth lost due to observation of the BurstShort parameter. (See <a href="#">Use of TX_BCTLIN.</a> ) The use of an enhanced scheduling algorithm as described in the Interlaken Protocol Definition 1.2 is required.
TX_BCTLIN1	Input	lbus_clk	Transmit force insertion of Burst Control word for segment1.
TX_BCTLIN2	Input	lbus_clk	Transmit force insertion of Burst Control word for segment2.
TX_BCTLIN3	Input	lbus_clk	Transmit force insertion of Burst Control word for segment3.
<b>LBUS Interface - TX Path Control/Status Signals</b>			
CTL_TX_ENABLE	Input	lbus_clk	TX Enable. This signal is used to enable the transmission of data when it is sampled as a 1. When sampled as a 0, only Idle Control Words (and the Meta Frame Words) are transmitted by the Interlaken core. This input should not be set to 1 until the receiver it is sending data to (the receiver in the other device) is fully aligned and ready to receive data. Otherwise, loss of data can occur. This input can be used for Link-Level flow control. For example, setting this input to 0 halts transmission of data and results in the entire link going into XOFF state.

Table 2-2: UltraScale Device Interlaken Primitive Ports (Cont'd)

Name	Direction	Clock Domain	Description
CTL_TX_FC_STAT[255:0]	Input	lbus_clk	<p>TX In-Band Flow Control Input. These signals are used to set the status for each calendar position in the in-band-flow control mechanism (see the Interlaken Protocol specification [Ref 1]). A value of 1 means XON, a value of 0 means XOFF. These bits are transmitted in the Interlaken Control Word bits [55:40].</p> <p>Each bit of <code>ctl_tx_fc_stat</code> represents an entry in the flow control calendar with a length of 256 entries. When bit 56 of a Control Word is a value of 1, the first 16 calendar entries are output on bits 55-40. Specifically, Bit 55 of the first Control Word reflects the state of <code>ctl_tx_fc_stat[0]</code>, bit 54 reflects the state of <code>ctl_tx_fc_stat[1]</code>, bit 53 reflects the state of <code>ctl_tx_fc_stat[2]</code>, etc. as explained in the example in section 5.3.4.1 of Interlaken spec 1.1. Subsequent Control Words contain the next 16 calendar entries and so forth. This input must be synchronous with <code>LBUS_CLK</code>.</p>
CTL_TX_MUBITS[7:0]	Input	lbus_clk	<p>TX Multiple-Use Control Bits. This bus contains the "Multi-Use" field of the Interlaken Control (see the Interlaken Protocol specification [Ref 1]). The value of the bus is transmitted in the Interlaken Control Word bits[31:24]. You must define the function of this bus. If the bus is not used, set all bits to 0.</p>
CTL_TX_RLIM_ENABLE	Input	lbus_clk	<p>TX Rate Limiter Enable. This signal is used to enable the Rate Limiter. A value of 1 turns on the Rate Limiter and a value of 0 turns off the Rate Limiter.</p>
CTL_TX_RLIM_MAX[11:0]	Input	lbus_clk	<p>TX Rate Limiter Maximum Token Count. This bus is used to set the maximum number of tokens in the bucket. A token is equal to 1 byte.</p>
CTL_TX_RLIM_DELTA[11:0]	Input	lbus_clk	<p>TX Rate Limiter Delta. This bus is used to set the number of tokens to add to the bucket each interval. A token is equal to 1 byte.</p>
CTL_TX_RLIM_INTV[7:0]	Input	lbus_clk	<p>TX Rate Limiter Update Interval. This bus is used to set the number of <code>LBUS</code> clock cycles between additions of <code>ctl_tx_rlim_delta</code> tokens to the bucket.</p>
CTL_TX_DIAGWORD_LANESTAT[11:0]	Input	Async	<p>Lane Status messaging inputs. This bus sets bit 33 in the Diagnostic Word for the respective lane. See Appendix A in the Interlaken Revision 1.2 specification [Ref 1].</p>

Table 2-2: UltraScale Device Interlaken Primitive Ports (Cont'd)

Name	Direction	Clock Domain	Description
CTL_TX_DIAGWORD_INTFSTAT	Input	Async	Interface Status messaging inputs. This signal sets bit 32 in the Diagnostic Word of each lane. See Appendix A in the Interlaken Revision 1.2 specification [Ref 1].
STAT_TX_UNDERFLOW_ERR	Output	lbus_clk	TX Underflow. This signal indicates if the LBUS interface is being clocked too slowly to properly fill the link with data. In normal operation, this signal is always sampled as 0. If this signal is sampled as 1, the clocks are not set to proper frequencies and must be fixed.
STAT_TX_OVERFLOW_ERR	Output	lbus_clk	TX Overflow. This output should never be asserted and indicates a critical failure. The core needs to be reset. This output is synchronous with the LBUS_CLK.
STAT_TX_BURST_ERR	Output	lbus_clk	TX BurstShort Error. When this signal is a value of 1, a burst (that is, a sequence of Data Words between two Control Words) was shorter than the value specified by <code>ctl_tx_burstshort</code> . This signal is only asserted if the final Control Word did not contain an EOP. This signal is provided to identify a poor scheduler design that results in reduced LBUS transaction errors. The TX core must be reset if this signal is asserted.

Table 2-2: UltraScale Device Interlaken Primitive Ports (Cont'd)

Name	Direction	Clock Domain	Description
<b>LBUS Interface - RX Path Control/Status Signals</b>			
CTL_RX_FORCE_RESYNC	Input	Async	RX Resync input. This signal is used to force the RX path to reset, re-synchronize, and realign. A value of 1 forces the reset operation. A value of 0 allows normal operation. This input should normally be Low and should only be pulsed (1 cycle minimum pulse) to force realignment.
STAT_RX_BURSTMAX_ERR	Output	lbus_clk	RX BurstMax Error. When this signal is a value of 1, a burst (that is, a sequence of Data Words between two Control Words) was detected that was longer than the value of BurstMax specified by ctl_rx_burstmax. This signal is informational only and can be optionally ignored.
STAT_RX_DIAGWORD_LANESTAT[11:0]	Output	lbus_clk	Lane Status messaging outputs. This bus reflects the most recent value in bit 33 of the Diagnostic Word received on the respective lane. These bits should only be considered valid if the respective bit in stat_rx_crc32_valid is a value of 1. See Appendix A in the Interlaken Revision 1.2 specification <a href="#">[Ref 1]</a> .
STAT_RX_DIAGWORD_INTFSTAT[11:0]	Output	lbus_clk	Lane Status messaging outputs. This bus reflects the most recent value in bit 32 of the Diagnostic Word received on the respective lane. These bits should only be considered valid if the respective bit in stat_rx_crc32_valid is a value of 1. See Appendix A in the Interlaken Revision 1.2 specification <a href="#">[Ref 1]</a> .
STAT_RX_CRC32_VALID [11:0]	Output	lbus_clk	Diagnostic Word CRC32 Valid. This bus reflects the validity of the CRC32 in the most recently received Diagnostic Word for the respective lane. A value of 1 indicated the CRC32 was valid and a value of 0 indicated the CRC32 was invalid. See section 5.4.6 of the Interlaken Revision 1.2 specification <a href="#">[Ref 1]</a> .
STAT_RX_CRC32_ERR[11:0]	Output	lbus_clk	Diagnostic Word CRC32 Error/Invalid. This bus provides indication of an invalid CRC32 in the Diagnostic Word for the respective lane. These signals are asserted with a value of 1 for one LBUS clock cycle each time an error is detected.

Table 2-2: UltraScale Device Interlaken Primitive Ports (Cont'd)

Name	Direction	Clock Domain	Description
STAT_RX_FC_STAT[255:0]	Output	lbus_clk	<p>RX Flow control Outputs. These signals indicate the flow control status for all of the calendar positions of the received data. A value of 1 means XON, a value of 0 means XOFF.</p> <p>These outputs reflect the information contained in bits 55-40 of the Control Words received by the RX. Only 256 In-Band flow control bits are supported. If a longer calendar is received, latter bits are ignored and are never output. If a shorter calendar is received, the bits of stat_rx_fc_stat that were not updated maintain their previous state. Each bit of stat_rx_fc_stat represents a received flow control calendar entry. Stat_rx_fc_stat[0] is the first received calendar entry, stat_rx_fc_stat[1] is the second received calendar entry, stat_rx_fc_stat[2] is the third received calendar entry, etc. as explained in the example in section 5.3.4.1 Interlaken spec 1.2. Whenever a CRC24 or a loss of lane alignment occurs, all bits of stat_rx_fc_stat are set to a value of 0.</p> <p>This output is synchronous with the LBUS_CLK.</p>
STAT_RX_MUBITS[7:0]	Output	lbus_clk: if retransmission is disabled. core_clk: if retransmission is enabled.	<p>RX Multiple-Use Control Bits. This bus contains the "Multi-Use" field of the Interlaken Control (see the Interlaken Protocol specification [Ref 1]). The value of the bus are bits[31:24] of the most recently received Interlaken Control Word.</p>
STAT_RX_SYNCED[11:0]	Output	lbus_clk	<p>Word Boundary Synchronized. These signals indicate whether a lane is word boundary synchronized. A value of 1 indicates the corresponding lane has achieved word boundary synchronization as follows:</p> <ul style="list-style-type: none"> <li>a) 64B/67B Word Boundary Locked,</li> <li>b) Correctly receiving the Meta Frame Synchronization Word, and</li> <li>c) Correctly receiving the Scrambler State Control Word as described in sections 5.4.2, 5.4.3, and 5.4.4 of Interlaken spec 1.1.</li> </ul> <p>This output is synchronous with LBUS_CLK.</p>
STAT_RX_SYNCED_ERR[11:0]	Output	lbus_clk	<p>Word Boundary Synchronization Error. These signals indicate whether an error occurred during word boundary synchronization in the respective lane. A value of 1 indicates the corresponding lane had a word boundary synchronization error.</p>

Table 2-2: UltraScale Device Interlaken Primitive Ports (Cont'd)

Name	Direction	Clock Domain	Description
STAT_RX_MF_LEN_ERR[11:0]	Output	lbus_clk	Meta Frame Length Error. These signals indicate whether a Meta Frame length mismatch occurred in the respective lane. A value of 1 indicates the corresponding lane is receiving Meta Frame of wrong length.
STAT_RX_MF_REPEAT_ERR [11:0]	Output	lbus_clk	Meta Frame Consecutive Error. These signals indicate whether consecutive Meta Frame errors occurred in the respective lane. A value of 1 indicates an error in the corresponding lane.
STAT_RX_DESCRAM_ERR [11:0]	Output	lbus_clk	Scrambler State Control Word Error. These signals indicate a mismatch between the received Scrambler State Word and the expected value. A value of 1 indicates an error in the corresponding lane.
STAT_RX_ALIGNED	Output	lbus_clk	All Lanes Aligned/De-Skewed. This signal indicates whether or not all lanes are aligned and de-skewed. A value of 1 indicates all lanes are aligned and de-skewed. When this signal is a 1, the RX path is aligned and can receive packet data.
STAT_RX_ALIGNED_ERR	Output	lbus_clk	Loss of Lane Alignment/De-Skew. This signal indicates an error occurred during lane alignment or lane alignment was lost. A value of 1 indicates an error occurred.
STAT_RX_CRC24_ERR	Output	lbus_clk	Control Word CRC24 Error. This signal indicates whether or not a mismatch occurred between the received and the expected CRC24 value. A value of 1 indicates a mismatch occurred.
STAT_RX_OVERFLOW_ERR	Output	lbus_clk	RX FIFO Overflow Error. This signal indicates if the LBUS interface is being clocked too slowly to properly receive the data being transmitted across the link. A value of 1 indicates an error occurred. In normal operation, this signal is always sampled as 0. If this signal is sampled as 1, the clocks are not set to proper frequencies and must be fixed.
STAT_RX_MF_ERR[11:0]	Output	lbus_clk	Meta Frame Synchronization Word Error. These signals indicate that an incorrectly formed Meta Frame Synchronization Word was detected in the respective lane. A value of 1 indicates an error occurred.
STAT_RX_FRAMING_ERR [11:0]	Output	lbus_clk	Framing Error. These signals indicate that an illegal framing pattern was detected in the respective lane. A value of 1 indicates an error occurred.

Table 2-2: UltraScale Device Interlaken Primitive Ports (Cont'd)

Name	Direction	Clock Domain	Description
STAT_RX_MSOP_ERR	Output	lbus_clk	Missing Start-of-Packet (SOP) Error. This signal indicates that a Missing Start-of-Packet was detected (and corrected).
STAT_RX_MEOP_ERR	Output	lbus_clk	Missing End-of-Packet (EOP) Error. This signal indicates that a Missing End-of-Packet was detected (and corrected).
STAT_RX_BURST_ERR	Output	lbus_clk	Burst Error. This signal indicates that a BurstShort or a burst length error was detected.
STAT_RX_MISALIGNED	Output	lbus_clk	Alignment Error. This signal indicates that the lane aligner did not receive the expected Meta Frame Synchronization Word across all (active) lanes. This signal can be used to collect the statistic "RX_Alignment_Error" as described in Table 5-9 of the Interlaken specification. This signal is not asserted until the Meta Frame Synchronization Word has been received at least once across all lanes. A value of 1 indicates the error occurred.
STAT_RX_BAD_TYPE_ERR [11:0]	Output	lbus_clk	Unexpected or Illegal Meta Frame Control Word Block Type. These signals indicate an unexpected or illegal Meta Frame Control Word Block Type was detected. These signals can be used to collect the statistic "RX_Bad_Control_Error" as described in Table 5-9 of the Interlaken specification. A value of 1 indicates an error in the corresponding lane.
STAT_RX_MUBITS_UPDATED	Output	lbus_clk: if retransmission is disabled. core_clk: if retransmission is enabled.	RX Multiple-Use/General Purpose Control Bits Updated. This output indicates that STAT_RX_MUBITS has been updated and is asserted for one clock cycle.
STAT_RX_WORD_SYNC[11:0]	Output	lbus_clk	64B/67B Word Boundary Locked. These signals indicate whether a lane is 64B/67B word boundary locked. A 64B/67B word boundary lock occurs if a lane detects 64 consecutive valid framing patterns on bits[65:64] as per the Interlaken Specification 1.2 Section 5.4.2. These signals are independent of both the Meta Frame Synchronization Word and Scrambler State Control Word. A value of 1 indicates the corresponding lane has achieved 64B/67B word boundary lock.
<b>Protocol Bypass Interface - RX Path Signals</b>			
RX_BYPASS_RDIN	Input	core_clk	This signal initiates a read operation.

Table 2-2: UltraScale Device Interlaken Primitive Ports (Cont'd)

Name	Direction	Clock Domain	Description
RX_BYPASS_FORCE_REALIGNIN	Input	core_clk	This signal causes the word synchronizer to sync again.
RX_BYPASS_IS_AVAILOUT [11:0]	Output	core_clk	This signal indicates whether the data can be read using the rx_bypass_rdIN signal.
RX_BYPASS_DATAOUT0 [65:0]	Output	core_clk	Data or control word output for bypass lane0.
RX_BYPASS_DATAOUT1 [65:0]	Output	core_clk	Data or control word output for bypass lane1.
RX_BYPASS_DATAOUT2 [65:0]	Output	core_clk	Data or control word output for bypass lane2.
RX_BYPASS_DATAOUT3 [65:0]	Output	core_clk	Data or control word output for bypass lane3.
RX_BYPASS_DATAOUT4[65:0]	Output	core_clk	Data or control word output for bypass lane4.
RX_BYPASS_DATAOUT5[65:0]	Output	core_clk	Data or control word output for bypass lane5.
RX_BYPASS_DATAOUT6[65:0]	Output	core_clk	Data or control word output for bypass lane6.
RX_BYPASS_DATAOUT7[65:0]	Output	core_clk	Data or control word output for bypass lane7.
RX_BYPASS_DATAOUT8[65:0]	Output	core_clk	Data or control word output for bypass lane8.
RX_BYPASS_DATAOUT9[65:0]	Output	core_clk	Data or control word output for bypass lane9.
RX_BYPASS_DATAOUT10[65:0]	Output	core_clk	Data or control word output for bypass lane10.
RX_BYPASS_DATAOUT11[65:0]	Output	core_clk	Data or control word output for bypass lane11.
RX_BYPASS_ENAOUT[11:0]	Output	core_clk	This signal qualifies the corresponding rx_bypass_dataout bus.
RX_BYPASS_IS_BADLYFRAMEDOUT[11:0]	Output	core_clk	This signal indicates badly framed data or control words (not valid for metaframe words).
RX_BYPASS_IS_SYNCWORDOUT[11:0]	Output	core_clk	This signal identifies metaframe framing words.
RX_BYPASS_IS_OVERFLOWOUT[11:0]	Output	core_clk	This signal indicates whether the lane buffer has overflowed.
RX_BYPASS_IS_SYNCEDOUT[11:0]	Output	core_clk	This signal indicates that the corresponding lane is ready for alignment.
<b>Protocol Bypass Interface - TX Path Signals</b>			
TX_BYPASS_ENAIN	Input	tx_serdes_refclk	This signal qualifies the TX inputs.



Table 2-2: UltraScale Device Interlaken Primitive Ports (Cont'd)

Name	Direction	Clock Domain	Description
TX_BYPASS_GEARBOX_SEQIN[7:0]	Input	tx_serdes_refclk	This signal determines the gearbox sequencing according to a pre-determined format.
TX_BYPASS_MFRAMER_STATEIN[3:0]	Input	tx_serdes_refclk	This signal determines the metaframe state according to a pre-determined format.
TX_BYPASS_CTRLIN[11:0]	Input	tx_serdes_refclk	This signal identifies a word as being either data or control for the corresponding lane.
TX_BYPASS_DATAIN0[63:0]	Input	tx_serdes_refclk	This bus is the data (or control) words for lane0.
TX_BYPASS_DATAIN1[63:0]	Input	tx_serdes_refclk	This bus is the data (or control) words for lane1.
TX_BYPASS_DATAIN2[63:0]	Input	tx_serdes_refclk	This bus is the data (or control) words for lane2.
TX_BYPASS_DATAIN3[63:0]	Input	tx_serdes_refclk	This bus is the data (or control) words for lane3.
TX_BYPASS_DATAIN4[63:0]	Input	tx_serdes_refclk	This bus is the data (or control) words for lane4.
TX_BYPASS_DATAIN5[63:0]	Input	tx_serdes_refclk	This bus is the data (or control) words for lane5.
TX_BYPASS_DATAIN6[63:0]	Input	tx_serdes_refclk	This bus is the data (or control) words for lane6.
TX_BYPASS_DATAIN7[63:0]	Input	tx_serdes_refclk	This bus is the data (or control) words for lane7.
TX_BYPASS_DATAIN8[63:0]	Input	tx_serdes_refclk	This bus is the data (or control) words for lane8.
TX_BYPASS_DATAIN9[63:0]	Input	tx_serdes_refclk	This bus is the data (or control) words for lane9.
TX_BYPASS_DATAIN10[63:0]	Input	tx_serdes_refclk	This bus is the data (or control) words for lane10.
TX_BYPASS_DATAIN11[63:0]	Input	tx_serdes_refclk	This bus is the data (or control) words for lane11.
<b>Miscellaneous Signals</b>			
CTL_TX_RETRANS_ENABLE	Input	Static	Reserved
CTL_TX_ERRINJ_BITERR_GO	Input	lbus_clk	Reserved
STAT_TX_ERRINJ_BITERR_DONE	Output	lbus_clk	Reserved
CTL_TX_ERRINJ_BITERR_LANE[3:0]	Input	lbus_clk	Reserved
CTL_TX_RETRANS_REQ	Input	lbus_clk	Reserved
CTL_TX_RETRANS_REQ_VALID	Input	lbus_clk	Reserved
STAT_TX_RETRANS_RAM_WDATA[644-1:0]	Output	lbus_clk	Reserved
STAT_TX_RETRANS_RAM_WE_B0	Output	lbus_clk	Reserved
STAT_TX_RETRANS_RAM_WE_B1	Output	lbus_clk	Reserved

Table 2-2: UltraScale Device Interlaken Primitive Ports (Cont'd)

Name	Direction	Clock Domain	Description
STAT_TX_RETRANS_RAM_WE_B2	Output	lbus_clk	Reserved
STAT_TX_RETRANS_RAM_WE_B3	Output	lbus_clk	Reserved
STAT_TX_RETRANS_RAM_WADDR[9-1:0]	Output	lbus_clk	Reserved
CTL_TX_RETRANS_RAM_RDATA[644-1:0]	Input	lbus_clk	Reserved
STAT_TX_RETRANS_RAM_RD_B0	Output	lbus_clk	Reserved
STAT_TX_RETRANS_RAM_RD_B1	Output	lbus_clk	Reserved
STAT_TX_RETRANS_RAM_RD_B2	Output	lbus_clk	Reserved
STAT_TX_RETRANS_RAM_RD_B3	Output	lbus_clk	Reserved
STAT_TX_RETRANS_RAM_RADDR[9-1:0]	Output	lbus_clk	Reserved
STAT_TX_RETRANS_RAM_RSEL[1:0]	Output	lbus_clk	Reserved
CTL_TX_RETRANS_RAM_PERRIN	Input	lbus_clk	Reserved
CTL_TX_RETRANS_RAM_BANKS[1:0]	Input		Reserved
STAT_TX_RETRANS_BURST_ERR	Output	lbus_clk	Reserved
STAT_TX_RETRANS_BUSY	Output	lbus_clk	Reserved
STAT_TX_RETRANS_RAM_PERROUT	Output	lbus_clk	Reserved
CTL_RX_RETRANS_ENABLE	Input	Static	Reserved
STAT_RX_RETRANS_REQ	Output	lbus_clk	Reserved
CTL_RX_RETRANS_ACK	Input	lbus_clk	Reserved
STAT_RX_RETRANS_STATE[2:0]	Output	core_clk	Reserved
STAT_RX_RETRANS_SEQ[7:0]	Output	core_clk	Reserved
STAT_RX_RETRANS_SUBSEQ[4:0]	Output	core_clk	Reserved
STAT_RX_RETRANS_SEQ_UPDATED	Output	core_clk	Reserved
CTL_RX_RETRANS_RESET	Input	lbus_clk	Reserved
CTL_RX_RETRANS_RESET_MODE	Input	lbus_clk	Reserved
STAT_RX_RETRANS_RETRY_ERR	Output	core_clk	Reserved
STAT_RX_RETRANS_WRAP_ERR	Output	core_clk	Reserved
STAT_RX_RETRANS_WDOG_ERR	Output	core_clk	Reserved
CTL_RX_RETRANS_ERRIN	Input	lbus_clk	Reserved
STAT_RX_RETRANS_DISC	Output	core_clk	Reserved
STAT_RX_RETRANS_CRC24_ERR	Output	core_clk	Reserved
CTL_RX_RETRANS_FORCE_REQ	Input	lbus_clk	Reserved
STAT_RX_RETRANS_LATENCY[15:0]	Output	lbus_clk	Reserved

Table 2-2: UltraScale Device Interlaken Primitive Ports (Cont'd)

Name	Direction	Clock Domain	Description
<b>DRP Path/Control Signals</b>			
DRP_DO[15:0]	Output		Data bus for reading configuration data from the ILKN to the FPGA logic resources.
DRP_RDY	Output		Indicates operation is complete for write operations and data is valid for read operations.
DRP_ADDR[9:0]	Input		DRP address bus.
DRP_CLK	Input		DRP interface clock. When DRP is not used, this can be tied to GND.
DRP_DI[15:0]	Input		Data bus for writing configuration data from the FPGA logic resources to the Interlaken core.
DRP_EN	Input		DRP enable signal. 0: No read or write operations performed. 1: Enables a read or write operation. For write operations, DRP_WE and DRP_EN should be driven High for one DRP_CLK cycle only.
DRP_WE	Input		DRP write enable. 0: Read operation when DRP_EN is 1. 1: Write operation when DRP_EN is 1. For write operations, DRP_WE and DRP_EN should be driven High for one DRP_CLK cycle only.

## Attribute Descriptions

Table 2-3 provides a detailed description for the UltraScale device integrated Interlaken core attributes and their default values.

Table 2-3: UltraScale Device Integrated Interlaken Core Attributes

Name	Type	Description	Default Value
<b>LBUS Interface – Clock/Reset/Control Attributes</b>			
MODE	Boolean	This attribute selects between 6 x 25 Gb/s and 12 x 12.5 Gb/s operation of the protocol logic. TRUE: Selects 12x12.5 Gb/s. FALSE: Selects 6x25 Gb/s.	TRUE

Table 2-3: UltraScale Device Integrated Interlaken Core Attributes (Cont'd)

Name	Type	Description	Default Value
BYPASS	Boolean	This attribute controls whether Interlaken is operating in protocol block bypass mode or not. TRUE: Enables protocol bypass mode. FALSE: Disables protocol bypass mode.	FALSE
<b>LBUS Interface – TX Path Control/Status Attributes</b>			
CTL_TX_FC_CALLEN[7-1:0]	7-bit Hex	TX Flow Control Calendar Length Input. This input controls the number of bits of <code>ctl_tx_fc_stat</code> that are actually used. The settings (in decimal) for calendar length are as follows: 0x0 = 16 entries; 0x1 = 32 entries; 0x3 = 64 entries; 0x7 = 128 entries; 0xF = 256 entries. All other values are reserved and must not be used. This attribute should only be changed by DRP when <code>TX_RESET</code> is asserted.	7'h00
CTL_TX_BURSTMAX[1:0]	2-bit Hex	Interlaken TX BurstMax. This bus sets the BurstMax parameter for the TX as follows: 0x0 = 64 bytes 0x1 = 128 bytes 0x2 = 192 bytes 0x3 = 256 bytes The burst size selected by <code>CTL_TX_BURSTMAX</code> must be greater than or equal to the burst size selected by <code>CTL_TX_BURSTSHORT</code> .	2'h3
CTL_TX_BURSTSHORT[2:0]	3-bit Hex	Interlaken TX BurstShort. This bus sets the BurstShort parameter for the TX as follows: 0x0 = not valid 0x1 = 64 bytes 0x2 = 96 bytes 0x3 = 128 bytes 0x4 = 160 bytes 0x5 = 192 bytes 0x6 = 224 bytes 0x7 = 256 bytes The burst size selected by <code>CTL_TX_BURSTSHORT</code> must be less than or equal to the burst size selected by <code>CTL_TX_BURSTMAX</code> .	3'h1

Table 2-3: UltraScale Device Integrated Interlaken Core Attributes (Cont'd)

Name	Type	Description	Default Value
CTL_TX_DISABLE_SKIPWORD	Boolean	Skip Word Injection Deletion. As required by the Interlaken specification, a skip word is inserted once per Meta Frame to permit clock compensation through a repeater function. If the Interlaken core is not transmitting through an intermediary device, but is simply transmitting to an "ultimate" receiver such as another Interlaken core, this attribute can be set to TRUE. See section 5.4.7 of the Interlaken specification, revision 1.2 [Ref 1]. This attribute should only be changed through DRP when tx_reset is asserted.	TRUE
CTL_TX_MFRAMELEN_MINUS1[15:0]	16-bit Hex	TX Meta Frame Length minus one. This bus sets the MetaFrameLength parameter for the TX and should be set to the desired length minus 1. For example, to set the MetaFrame length to 2,048, set this bus to 2,047 (decimal). MetaFrame length is defined as the number of Interlaken words. Each Interlaken word is 8 bytes (64 bits). The minimum value for CTL_TX_MFRAMELEN_MINUS 1 is 255 or 0xFF. This attribute should only be changed when tx_reset is asserted.	16'h07FF
CTL_TX_LAST_LANE[3:0]	4-bit Hex	This attribute is used for lane decommissioning of the TX.	4'hB

Table 2-3: UltraScale Device Integrated Interlaken Core Attributes (Cont'd)

Name	Type	Description	Default Value
<b>LBUS Interface – RX Path Control/Status Attributes</b>			
CTL_RX_PACKET_MODE	Boolean	RX Packet Mode Error Handling. This attribute changes the way the error handler in the RX path processes errors. TRUE: Packet mode. Assumes packets are arriving as complete packets. FALSE: Burst Interleaved mode. Assumes packets are arriving in bursts interleaved from different channels. Use of this attribute ensures that packets delivered to the LBUS have the appropriate SOP and EOP pairing.	TRUE
CTL_RX_BURSTMAX[1:0]	2-bit Hex	Interlaken RX BurstMax. This bus set the BurstMax parameter for the RX as follows: 0x0 = 64 bytes 0x1 = 128 bytes 0x2 = 192 bytes 0x3 = 256 bytes These inputs are only used in conjunction with STAT_RX_BURSTMAX_ERR.	2'h3
CTL_RX_MFRAMELEN_MINUS1[15:0]	16-bit Hex	RX Meta Frame Length minus one. This bus sets the MetaFrameLength parameter for the RX and should be set to the desired length minus 1. For example, to set the MetaFrame length to 2,048, set this bus to 2,047 (decimal). MetaFrame length is defined as the number of Interlaken words. Each Interlaken word is 8 bytes (64 bits). The minimum value for CTL_RX_MFRAMELEN_MINUS1 is 255 or 0xFF. This attribute should only be changed when rx_reset or rx_force_resync are asserted.	16'h07FF
CTL_RX_LAST_LANE[3:0]	4-bit Hex	This attribute is used for lane decommissioning of the RX.	4'hB

Table 2-3: UltraScale Device Integrated Interlaken Core Attributes (Cont'd)

Name	Type	Description	Default Value
<b>Data Channel Extension Feature Interface Attributes</b>			
CTL_TX_CHAN_EXT[1:0]	2-bit Hex	Selects the maximum number of TX data channels. Coding as follows: 2'h0 = selects 256 channels in Control Word bits 39:32 2'h1 = selects 512 channels in Control Word bits 39:31 2'h2 = selects 1,024 channels in Control Word bits 39:30 2'h3 = selects 2,048 channels in Control Word bits 39:29	2'h0
CTL_RX_CHAN_EXT[1:0]	2-bit Hex	Selects the maximum number of RX data channels. Coding as follows: 2'h0 = selects 256 channels in Control Word bits 39:32 2'h1 = selects 512 channels in Control Word bits 39:31 2'h2 = selects 1,024 channels in Control Word bits 39:30 2'h3 = selects 2,048 channels in Control Word bits 39:29	2'h0
<b>Miscellaneous Attributes</b>			
CTL_TX_RETRANS_MULT[2:0]	3-bit Hex	Reserved	3'h0
CTL_TX_RETRANS_DEPTH[13:0]	14-bit Hex	Reserved	14'h0800
CTL_RX_RETRANS_MULT[2:0]	3-bit Hex	Reserved	3'h0
CTL_RX_RETRANS_TIMER1[15:0]	16-bit Hex	Reserved	16'h0000
CTL_RX_RETRANS_TIMER2[15:0]	16-bit Hex	Reserved	16'h0008
CTL_RX_RETRANS_RETRY[3:0]	4-bit Hex	Reserved	4'h2
CTL_RX_RETRANS_WRAP_TIMER[7:0]	8-bit Hex	Reserved	8'h00
CTL_RX_RETRANS_WDOG[11:0]	12-bit Hex	Reserved	12'h000
<b>Testing Attributes</b>			
CTL_TEST_MODE_PIN_CHAR	Boolean	Reserved. Set this attribute to FALSE.	FALSE
TEST_MODE_PIN_CHAR	Boolean	Reserved. Set this attribute to FALSE.	FALSE

# Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the core.

---

## Clocking

The Interlaken IP core has the following major clock domains:

- **LBUS\_CLK**

The `LBUS_CLK` drives logic for both the RX and TX LBUS interfaces and the rate adapter. The `LBUS_CLK` is also the clock for most of the control and status signals. Exceptions are noted in the port descriptions. See the section on port description for more information.

- **CORE\_CLK**

The `CORE_CLK` is used to clock the protocol logic portion of the design.

- **RX Serial Transceiver Domain**

Each serial transceiver lane has its own recovered clock. The `RX_SERDES_CLK [ (LANES-1) : 0 ]` is used for all of the logic for all serial transceiver receive lanes and the receive portion of Interlaken lane logic.

When the GT RX buffer is enabled, all the `RX_SERDES_CLK [ (LANES-1) : 0 ]` clocks share a single common clock.

- **TX Serial Transceiver Domain**

The `TX_SERDES_REFCLK` is used for all of the logic for all serial transceiver transmit lanes and the transmit portion of Interlaken lane logic.

- **DRP\_CLK**

This clock is optional and necessary only for DRP operations. A comfortable frequency up to 250 MHz can be used.



Table 3-1 shows the typical clock frequencies for each Interlaken configuration. See the *Virtex UltraScale Architecture Data Sheet: DC and AC Switching Characteristics (DS893)* [Ref 2], for the maximum allowable clock frequency across speed grades.

Table 3-1: Typical Clock Frequencies for Each Interlaken Configuration

ILKN Link Width	ILKN Line Rate	rx serdes_clk frequency (MHz)	tx serdes_clk frequency (MHz)	core_clk frequency (MHz)	lbus_clk frequency (MHz)
1 to 6	25.78125G	402.8320312	402.8320312	412	300
1 to 12	12.5G	195.312	195.312	300	300
1 to 12	10.3125G	161.1328125	161.134	300	300
1 to 12	6.25G	97.656	97.656	300	300
1 to 12	5G	78.125	78.125	300	300

## Resets

The integrated Interlaken core has separate reset inputs for the RX and TX paths that can be asserted independently. Within the RX and TX paths, there are resets for each of the various clock domains. The reset procedure is simple and the only requirement is that a reset must be asserted when the corresponding clock is stable. The Interlaken core takes care of ensuring the different resets properly interact with each other internally and the interface operates properly (that is, there is no order required for asserting/de-asserting different resets). The core must be held in reset until the corresponding clock is fully stable.

**Note:** Some of the attributes to the Interlaken core can only be modified while the core is held in reset. If one of these attributes needs changing, the appropriate RX or TX LBUS reset input (RX\_RESET or TX\_RESET) must be asserted until the control input is stabilized. The core has several reset inputs. All resets must be, asynchronously asserted, and synchronously deasserted.

Figure 3-1 and Figure 3-2 show the clocking reset diagrams for the asynchronous and synchronous clock modes of the Interlaken core.




Figure 3-1: Interlaken Core Clocking Reset Interface - Asynchronous Clock Mode




Figure 3-2: Interlaken Core Clocking Reset Interface - Synchronous Clock Mode

---

## User Interface

The user interface is a simple packet interface designed to allow easy integration of the Interlaken IP core into a system.

The LBUS consists of the following separate interfaces:

- Transmitter (TX) interface

The transmitter accepts packet-oriented data, packages the data in accordance with the Interlaken specification, and sends that packaged data to the serial transceiver macros. The transmitter has control/configuration inputs to shape the data packaging to meet specific user requirements.

- Receiver (RX) interface

The receiver accepts Interlaken bitstreams from the serial transceiver, removes the Interlaken packaging, and provides packet oriented data.

- Status/Control interface

The status/control interface sets the characteristics of the interface and monitors its operation.

This section describes the various LBUS interfaces and provides a detailed description of each individual port. The UltraScale device integrated core for Interlaken implements a 512-bit segmented LBUS.

**Note:** In this section, asserting means "assigning a value of 1", and negating means "assigning a value of 0".

## Segmented LBUS Protocol

### Overview

This section describes the segmented LBUS protocol for the Interlaken system side interface. The segmented LBUS consists of four segments, each one 128 bits wide, for a total of 512 bits.

### Summary

The disadvantage of a wide non-segmented LBUS is the loss of potential bandwidth that occurs at the end of a packet when the size of the packet is not a multiple of the LBUS width. Therefore, the Interlaken hard block employs the segmented LBUS.

Conceptually, the segmented LBUS is a collection of narrower LBUSes, each 128 bits wide, with multiple transfers presented in parallel during the same clock cycle. Each segment has all the control signals associated with a complete 128-bit LBUS. The 512-bit segmented LBUS has four 128-bit segments with the signals for each segment listed in [Table 3-2](#):

**Table 3-2: 512-bit Segmented LBUS Signals**

Segment Number	TX Signals	RX Signals
0	tx_datain0[127:0] tx_chanin0[10:0] tx_enain0 tx_sopin0 tx_eopin0 tx_errin0 tx_mtyin0[3:0] tx_bctlin0	rx_dataout0[127:0] rx_chanout0[10:0] rx_enaout0 rx_sopout0 rx_eopout0 rx_errout0 rx_mtyout0[3:0]
1	tx_datain1[127:0] tx_chanin1[10:0] tx_enain1 tx_sopin1 tx_eopin1 tx_errin1 tx_mtyin1[3:0] tx_bctlin1	rx_dataout1[127:0] rx_chanout1[10:0] rx_enaout1 rx_sopout1 rx_eopout1 rx_errout1 rx_mtyout1[3:0]
2	tx_datain2[127:0] tx_chanin2[10:0] tx_enain2 tx_sopin2 tx_eopin2 tx_errin2 tx_mtyin2[3:0] tx_bctlin2	rx_dataout2[127:0] rx_chanout2[10:0] rx_enaout2 rx_sopout2 rx_eopout2 rx_errout2 rx_mtyout2[3:0]
3	tx_datain3[127:0] tx_chanin3[10:0] tx_enain3 tx_sopin3 tx_eopin3 tx_errin3 tx_mtyin3[3:0] tx_bctlin3	rx_dataout3[127:0] rx_chanout3[10:0] rx_enaout3 rx_sopout3 rx_eopout3 rx_errout3 rx_mtyout3[3:0]

Following is a detailed description of the signals associated with each segment.

#### **tx\_datain0[127:0]**

Transmit LBUS Data. This bus receives input data from the user logic. The value of the bus is captured in every cycle for which `tx_enain` is sampled as 1.

#### **tx\_chanin0[10:0]**

Transmit LBUS Channel Number. This bus receives the channel number for the packet being written. The value of the bus is captured in every cycle for which `tx_enain` is sampled as 1.

In packet mode, the channel number remains the same for the duration of the packet transfer from SoP to EoP. In burst-interleaved mode, the channel number can change for each burst.

#### **tx\_enain0**

Transmit LBUS Enable. This signal is used to enable the TX LBUS Interface. All signals on the LBUS interface are sampled only in cycles during which `tx_enain` is sampled as 1.

#### **tx\_sopin0**

Transmit LBUS Start Of Packet. This signal is used to indicate the Start Of Packet (SOP) when it is sampled as a 1 and is 0 for all other transfers of the packet. This signal is sampled only in cycles during which `tx_enain` is sampled as 1.

#### **tx\_eopin0**

Transmit LBUS End Of Packet. This signal is used to indicate the End Of Packet (EOP) when it is sampled as a 1 and is 0 for all other transfers of the packet. This signal is sampled only in cycles during which `tx_enain` is sampled as 1.

#### **tx\_errin0**

Transmit LBUS Error. This signal is used to indicate a packet contains an error when it is sampled as a 1 and is 0 for all other transfers of the packet. This signal is sampled only in cycles during which `tx_enain` and `tx_eopin` are sampled as 1.

#### **tx\_mtyin0[3:0]**

Transmit LBUS Empty. This bus is used to indicate how many bytes of the `tx_datain` bus are empty or invalid for the last transfer of the current packet. This bus is sampled only in cycles that `tx_enain` and `tx_eopin` are sampled as 1.

When `tx_eopin` and `tx_errin` are sampled as 1, the value of `tx_mtyin[2:0]` is ignored and treated as if it was 000. The other bits of `tx_mtyin` are used as usual.

### tx\_bctlm0

Transmit force insertion of Burst Control word. This input is used to force the insertion of a Burst Control Word. When `tx_bctlm` and `tx_enain`, are sampled as 1, a Burst Control word is inserted before the data on the `tx_datain` bus is transmitted even if one is not required to observe the BurstMax parameter.

This input is used by the enhanced scheduling algorithm, external to the Interlaken IP Core.




---

**IMPORTANT:** *Enhanced scheduling is required for the segmented LBUS.*

---

### rx\_dataout0[127:0]

Receive LBUS Data. The value of the bus is only valid in cycles during which `rx_enaout` is sampled as 1.

### rx\_chanout0[10:0]

Receive Channel Number. The bus indicates the channel number of the in-flight packet and is only valid in cycles during which `rx_enaout` is sampled as 1.

### rx\_enaout0

Receive LBUS Enable. This signal qualifies the other signal of the RX LBUS Interface. The signals of the RX LBUS Interface are only valid in cycles during which `rx_enaout` is sampled as 1.

### rx\_sopout0

Receive LBUS Start-Of-Packet. This signal indicates the Start Of Packet (SOP) when it is sampled as 1 and is only valid in cycles during which `rx_enaout` is sampled as a 1.

### rx\_eopout0

Receive LBUS End-Of-Packet. This signal indicates the End Of Packet (EOP) when it is sampled as 1 and is only valid in cycles during which `rx_enaout` is sampled as a 1.

### rx\_errout0

Receive LBUS Error. This signal indicates that the current packet being received has an error when it is sampled as 1. This signal is only valid in cycles when both `rx_enaout` and `rx_eopout` are sampled as a 1. When this signal is a value of 0, it indicates that there is no error in the packet being received.

**rx\_mtyout0[3:0]**

Receive LBUS Empty. This bus indicates how many bytes of the rx\_dataout bus are empty or invalid for the last transfer of the current packet. This bus is only valid in cycles when both rx\_enaout and rx\_eopout are sampled as 1.

When rx\_errout and rx\_enaout are sampled as 1, the value of rx\_mtyout[2:0] is always 000. Other bits of rx\_mtyout are as usual.

***TX LBUS Interface***

The synchronous TX Local bus interface accepts packet-oriented data of arbitrary length. All signals are synchronous relative to the rising-edge of the clk port. [Figure 3-3](#) shows a sample waveform for data transactions for two consecutive 65-byte packets using a 512-bit segmented bus. Each of the 4 segments is 128 bits wide.






Figure 3-3: Sample Waveform for TX LBUS Interface

## TX Transactions

Data is written into the interface on every clock cycle when `tx_enain` is asserted. This signal qualifies the other inputs of the TX Local bus interface. This signal must be valid every clock cycle. When `tx_enain` is deasserted, data on the other buses is ignored.

The start of a packet is identified by asserting `tx_sopin` with `tx_enain`. The end of a packet is identified by asserting `tx_eopin` with `tx_enain`. Both `tx_sopin` and `tx_eopin` can be asserted during the same cycle provided there are no empty segments between them. This is done for packets that are less than or equal to the bus width.

Data is presented on the `tx_datain` inputs. For a given segment, the first byte of the packet is written on bits [127:120], the second byte on bits [119:112], and so forth.

For a 128-bit segment, the first 16 bytes of a packet are presented on the bus during the cycle that `tx_sopin` and `tx_enain` are asserted. Subsequent 16-byte chunks are written during successive cycles with `tx_sopin` negated. The last bytes of the packet are written with `tx_eopin` asserted. Unless `tx_eopin` is asserted, all 128 bits must be presented with valid data whenever `tx_enain` is asserted.

During the last cycle of a packet the `tx_mtyin` signals might be asserted. The value of `tx_mtyin` must be 0 for all but the last cycle. The `tx_mtyin` signals indicate how many byte lanes in the data bus are invalid (or empty). The `tx_mtyin` signals only have meaning during cycles when both `tx_enain` and `tx_eopin` are asserted. For a 128-bit wide segment, `tx_mtyin` is 4 bits wide.

If `tx_mtyin` has a value of 0x0, there are no empty byte lanes, or in other words, all bits of the data bus are valid. If `tx_mtyin` has a value of 0x1, then the 1-byte lane is empty, specifically bits [7:0] of `tx_datain` do not contain valid data. If `tx_mtyin` has a value of 0x2, then the 2-byte lanes are empty, specifically bits [15:0] do not contain valid data. If `tx_mtyin` has a value of 0x3, then the 3-byte lanes are empty, specifically bits [23:0] do not contain valid data, and this pattern continues until 15 of 16 bytes are invalid or empty.

During the last cycle of a packet, when `tx_eopin` is asserted with `tx_enain`, `tx_errin` might also be asserted. This marks the packet as being in error. When `tx_errin` is asserted, the value of `tx_mtyin` is ignored.

### **tx\_rdyout**

Data can be safely written, that is, `tx_enain` asserted, whenever `tx_rdyout` is asserted. After `tx_rdyout` is negated, additional writes, using `tx_enain`, can be safely performed provided `tx_ovfout` is never asserted. When `tx_rdyout` is asserted again, additional data can be written. If, at any time, the back-pressure mechanism is violated, the `tx_ovfout` is asserted to indicate the violation. The threshold for an overflow indication is fixed at a value of 11. Up to 8 write cycles can be safely performed after `tx_rdyout` is negated, but no more until `tx_rdyout` is asserted again.

## Data Formatting

Interlaken breaks packets into bursts as described in the Interlaken Revision 1.2 specification document. A burst is a sequence Data Word between two Control Words. The size of the bursts generated by the Interlaken IP core is controlled by these factors:

- Inputs `CTL_TX_BURSTMAX` and `CTL_TX_BURSTSHORT`
- How packets are written to the TX

The Interlaken IP core operates in one of two modes, depending on how the data is written to the TX:

- Packet Mode
- Burst Interleaved Mode

### Packet Mode

Packet mode is when a packet with a certain channel number is written in its entirety without interruption by a packet for a different channel. The first data written for a packet begins with `TX_SOPIN` asserted and the final write operation is `TX_EOPIN` asserted.

Unless `TX_BCTLIN` is asserted (see [Use of TX\\_BCTLIN](#)) the size of the bursts (that is, the number of Data Words between Control Words) is `CTL_TX_BURSTMAX`. The EoP and EoP-1 bursts are to be determined by the value of `BurstMin` as calculated by the enhanced scheduling algorithm.

### Burst Interleaved Mode

Interleaved mode is when packets with different channel addresses/identifiers are burst interleaved. Ensure that the following are strictly observed:

- When `TX_SOPIN` has been asserted for a channel, it cannot be asserted again for that channel until a corresponding `TX_EOPIN` for that channel has been written.
- Unless `TX_EOPIN` is asserted, the full width of the segment, `TX_DATAIN`, must contain valid data as discussed in [TX LBUS Interface](#).

The size of the bursts generated in interleaved mode is governed by the `TX_BCTLIN` input (see [Use of TX\\_BCTLIN](#)), `CTL_TX_BURSTSHORT`, `CTL_TX_BURSTMAX`, and the changing of the channel ID of packets.




---

**IMPORTANT:** Xilinx requires implementing the Optional Scheduling Enhancement as described in section 5.3.2.1.1 of the Interlaken Revision 1.2 specification document.

---

## Use of TX\_BCTLIN

The TX\_BCTLIN input operates in a similar manner to TX\_SOPIN or a change in TX\_CHANIN; both signals cause a Burst Control Word to be injected into the data stream.

The purpose of the TX\_BCTLIN input is to permit the forcing of Burst Control Words that otherwise would not be transmitted. This is a necessary function for the creation of an external scheduler that implements the Optional Scheduling Enhancement described in section 5.3.2.1.1 of the Interlaken Revision 1.2 specification document.

The Interlaken IP core strictly observes the programmed values for CTL\_TX\_BURSTMAX and CTL\_TX\_BURSTSHORT and injects Burst and Idle Control Words where required. Consequently, the Interlaken IP core can inject Idle Control Words that otherwise would not be required, which results in reducing the effective bandwidth.

For example, assume the CTL\_TX\_BURSTMAX is set to 256 bytes and CTL\_TX\_BURSTSHORT is set to 64 bytes. A packet of 264 bytes written into the Interlaken IP core, without the use of TX\_BCTLIN, is followed by three undesirable Idle Control Words that are required to meet the CTL\_TX\_BURSTSHORT parameter. Specifically:

1. One Burst Control Word (with Start-of-Packet) is sent.
2. 32 Data Words are sent.
3. One Burst Control Word (without Start-of-Packet) is sent.
4. One Data Word is sent.
5. Seven Idle Control Words are sent (to satisfy BurstShort) for a total of 42 Words.

If TX\_BCTLIN is asserted after 128 bytes are sent, the following occurs:


1. One Burst Control Word (with Start-of-Packet) is sent.
2. 16 Data Words are sent.
3. One Burst Control Word (without Start-of-Packet) is sent.
4. 17 Data Words are sent.
5. 0 Idle Control Words is sent for a total of 35 Words.

Ensure that all rules that govern Interlaken bursts, as defined in the Interlaken Specification document Revision 1.2, are followed when using TX\_BCTLIN. In particular, you must ensure that each burst on each channel which is not EOP or EOP-1 is equal to BurstMax.

## RX LBUS Interface

The synchronous RX Local bus interface provides packet-oriented data much like the TX Local bus interface accepts. All signals are synchronous with the rising-edge of the Local bus clock. [Figure 3-4](#) shows a sample waveform for two data transactions for 65-byte

packets using a 512-bit segmented LBUS.



X14113

Figure 3-4: Sample Waveform for Two Data Transactions

Data is supplied by the Interlaken core on every clk clock cycle when `rx_enaout` is asserted. This signal qualifies the other outputs of the RX Local bus interface.

The RX is similar to the TX, in that `rx_sopout` identifies the start of a packet and `rx_eopout` identifies the end of a packet. Both `rx_sopout` and `rx_eopout` are asserted during the same cycle for packets that are less than or equal to the bus width.

As in the TX, the first byte of a packet is supplied on the most significant bits of `rx_dataout`. For a 128-bit wide segment, the first byte of the packet is written on bits [127:120], the second byte on bits [119:112], and so forth.

As in the TX, portions of packets are written on the bus in the full width of the bus unless `rx_eopout` is asserted. When `rx_eopout` is asserted, the `rx_mtyout` bus indicates how many byte lanes in the data bus are invalid. The encoding is the same as for `tx_mtyin`.

During the last cycle of a packet, when `rx_eopout` is asserted with `rx_enaout`, `rx_errout` can also be asserted. This indicates the packet received either

- had an FCS error such as CRC24 or
- was sent with the "error flag" set

There is no mechanism to back pressure the RX Local bus interface. The user logic must be capable of receiving data when `rx_enaout` is asserted. The Interlaken flow control mechanism can be used to stop the flow of data, either using the inband or out of band protocol, or both.

The data provided by the RX Local bus interface is in the same sequence as it is received from the Interlaken bus. Packets can be interleaved and are distinguished using the channel number presented on `rx_chanout`.

## ***Bus Rules***

Several rules govern the successful use of the segmented LBUS protocol.

### **Segment Ordering**

The 128-bit segments are ordered 0 to 3 (for a 512-bit segmented LBUS). The first of the 128-bit transfers occurs on segment 0, the second on segment 1, and so forth. During each local bus clock cycle that data is transferred on the segmented LBUS, segment 0 must be active. The segmented bus is aligned such that the first bit of the incoming data is placed at the MSB of segment 0.

## Active Segments

Data is transferred in a segment on the TX interface when the corresponding `tx_enainX` is a value of 1. The TX interface buffers data and does not forward until it has a sufficient quantity. Therefore, it is acceptable to have clock cycles in which none of the `tx_enainX` signals are active. However, during a clock cycle with `tx_enain0` active, segments must be filled in sequence with no gaps between active segments. The following are some of the illegal combinations of `tx_enainX`:

`tx_enain0=0, tx_enain1=1, tx_enain2=1, tx_enain3=1`

`tx_enain0=1, tx_enain1=0, tx_enain2=1, tx_enain3=1`

`tx_enain0=1, tx_enain1=1, tx_enain2=0, tx_enain3=1`

Data is transferred in a segment on the RX interface when the corresponding `rx_enainX` is a value of 1. Similarly, the RX interface buffers data and does not forward until it has a sufficient quantity. Therefore, there will be clock cycles in which none of the `rx_enainX` signals are active.

## TX Back-Pressure

The optimal use of bandwidth requires that TX Local bus data be able to be written at a rate faster than can be delivered on the serial interface. This means that there must be back pressure, or flow-control, on the TX segmented LBUS. The signals used to implement back-pressure are `tx_rdyout` and `tx_ovfout`. These signals are common for all segments and operate in the same manner as with the regular LBUS. When responding to back-pressure during a clock cycle, none of the `tx_enainX` can be active.

## Gaps

The purpose of the segmented LBUS is to provide a means to optimally use the data bus. Therefore, as discussed in the section [Active Segments](#), segments must be filled in sequence with no gaps between used segments. However, if a segment has an EOP, the following segments might be inactive. For example, the following are permitted during a single clock cycle:

`tx_enain0=1 tx_eopin0=0 tx_enain1=1 tx_eopin1=0`

`tx_enain2=1 tx_eopin2=1 tx_enain3=0 tx_eopin3=0`

or

`tx_enain0=1 tx_eopin0=0 tx_enain1=1 tx_eopin1=1`

`tx_enain2=0 tx_eopin2=0 tx_enain3=0 tx_eopin3=0`

or

tx\_enain0=1 tx\_eopin0=1 tx\_enain1=0 tx\_eopin1=0

tx\_enain2=0 tx\_eopin2=0 tx\_enain3=0 tx\_eopin3=0

### Examples

The following examples illustrate segmented LBUS cycles covering various combinations of SoP (Start of Packet), Dat (data in the middle of a packet), EoP (End of Packet), and idle (no data on the bus). Valid and invalid cycles are shown.

The segmented LBUS is assumed to be 512 bits wide and each segment is 128 bits wide (16 bytes). The TX direction is illustrated. The RX direction has analogous behavior but there will be no invalid cycles on the receive segmented LBUS.

It is assumed that Packet Mode is being used.

### Valid Cycles

Table 3-3 and Table 3-4 show many possible valid TX segmented LBUS cycles. In these examples, BurstMax has been set to 256 and BurstShort to 64. The different shadings represent different bursts from different packets.

Table 3-3: Segmented LBUS Valid Cycles (BurstMax = 256 and BurstMax = 64)

Clock Cycle	1	2	3	4	5	6	7	8	9	10
seg0	SoP	idle	SoP	SoP	Dat	Dat	idle	Dat	SoP	idle
seg1	Dat	idle	Dat	Dat	EoP	Dat	idle	Dat	Dat	idle
seg2	Dat	idle	Dat	Dat	SoP	Dat	idle	Dat	Dat	idle
seg3	EoP	idle	EoP	Dat	Dat	Dat	idle	EoP	Dat	idle
tx_rdyout	1	1	1	1	1	1	0	1	0	0
tx_ovfout	0	0	0	0	0	0	0	0	0	0

Table 3-4: Segmented LBUS Valid Cycles (BurstMax = 256 and BurstMax = 64)

Clock Cycle	1	2	3	4	5	6	7	8	9	10
seg0	Dat	Dat	Dat	Dat	Dat	Dat	Dat	Dat	SoP	idle
seg1	Dat	Dat	Dat	Dat	Dat	Dat	idle	Dat	Dat	idle
seg2	Dat	Dat	Dat	Dat	Dat	Dat	idle	Dat	Dat	idle
seg3	Dat	Dat	Dat	Dat	Dat	Dat	idle	EoP	Dat	idle
tx_rdyout	1	1	1	1	1	1	0	1	0	0
tx_ovfout	0	0	0	0	0	0	0	0	0	0



### Invalid Cycles

Table 3-5 shows several invalid TX segmented LBUS cycles as indicated by the asterisks. In these examples, BurstMax has been set to 256 and BurstShort to 64.

Table 3-5: Invalid Segmented LBUS Cycles

Clock Cycle	1	2	3*	4	5*	6*	7*	8	9*	10		18*	19*
seg0	SoP	idle	SoP	Dat	Dat	SoP	Dat	Dat	SoP	Dat	--	SoP	Dat
seg1	Dat	idle	Dat	Dat	Dat	Dat	idle	Dat	Dat	Dat		Dat	Dat
seg2	Dat	idle	Dat	Dat	Dat	Dat	idle	Dat	idle	Dat		Dat	Dat
seg3	EoP	idle	SoP	Dat	Dat	Dat	idle	EoP	Dat	EoP		Dat	Dat
tx_rdyout	1	1	1	1	1	1	1	1	1	0	0	0	0
tx_ovfout	0	0	0	0	0	0	0	0	0	0	0	0	1

- Cycle 3 is not valid because it contains two SoPs.
- Cycle 5 does not contain an EoP even though there is an SoP in the next cycle.  
**Note:** In Burst Interleaved mode this would be permitted because the current packet will be ended in a later cycle.
- Cycle 6 has an SoP even though the preceding packet was not closed with an EoP. This sequence is not permitted by the LBUS rules and results in undefined behavior.
- Cycle 7 contains idles even though there is no EoP or BurstMax.
- Cycle 9 contains an idle segment during a packet transfer which is not permitted by the segmented LBUS rules.
- Cycle 18 is not permitted because a data transfer is being performed even though tx\_rdyout has been deasserted for eight consecutive cycle.
- Cycle 19 must never be performed because tx\_ovfout has been asserted. In the event of tx\_ovfout being asserted, the TX should be reset.

### Burst Rules

The segmented LBUS requires that certain rules be followed to obtain the correct Interlaken burst behavior. These are described in the following subsections.

#### Burst Length

In Interlaken, a burst is defined as the number of 64-bit data words between two control words. Data for different channels can be interleaved between control words. The Segmented LBUS requires that bursts, not ending with an EOP, be multiples of the full width of the segmented LBUS. Consequently, for a Segmented LBUS with four segments, bursts, not ending with an EOP, must be 64-bytes, 128-bytes, 192-bytes, 256-bytes, and so forth.

The Interlaken specification describes an enhanced scheduling algorithm. The previous example is the same as a scheduler with the enhanced algorithm that has a BurstMin of 64-bytes.

### Burst Control Words

Burst Control Words are either forced through a `tx_sopinX` and `tx_bctlinX` input, forced through a change of channel on `tx_chanin`, or implied by the value of BurstMax. The Segmented LBUS requires that there be only one Burst Control Word per clock cycle. Consequently, two bursts, implied or forced, cannot begin in the same clock cycle. The signal `stat_tx_burst_err` is asserted if two Burst Control Words occur in the same cycle.

### BurstShort

BurstShort must be at least equal to the total LBUS width AND a multiple of 32 bytes. For a 512-bit segmented LBUS, BurstShort can be 64 bytes, 96 bytes, 128 bytes, and so on up to 256 bytes. BurstShort must always be less than or equal to BurstMax.

The Segmented LBUS in the TX core never violates the BurstShort value set by the `tx_ctl_burstshort` input bus. However, more than the absolute minimum required number of idle control words can be injected depending on the burst size and which segment the burst ends. Xilinx requires designing the transmitting scheduler so that burst sizes are always equal to BurstMax except for the last two transfers of a packet (EoP and EoP-1).

The required value of BurstShort must be matched by the link partner.

### BurstMax Requirements

BurstMax must be greater than or equal to BurstShort. BurstMax must be a multiple of 64 bytes. The required value of BurstMax must be matched by the link partner.

### Enhanced Scheduling

The segmented LBUS must be used in conjunction with the enhanced scheduling algorithm described in the Interlaken Protocol Definition. Among the requirements of this algorithm are:

- All bursts except the last two must be equal to BurstMax.
- Bursts must be written to the LBUS in their entirety before changing channels or writing the next burst.
- The last two bursts of a packet are delineated using `bctlin` and by knowing the value of BurstMin.

### BurstMin Requirements

BurstMin must be less than or equal to half BurstMax and a multiple of the LBUS width.

**Note:** It is possible to set BurstShort = 64 Bytes and BurstMax = 64 Bytes. In cases such as those, the calculation for BurstMin does not apply, because bursts are not allowed to be less than BurstShort. This means that the enhanced scheduling algorithm needs to be modified such that all bursts are 64 Bytes. Also there will be wasted bandwidth due to idle byte insertion.

### Channel Changes

Channel changes are only permitted after a burst has been fully written to the LBUS.

---

## Status/Control Interface

The Status/Control interface allows you to set up the Interlaken IP core configuration and monitor the Interlaken IP core status. The following sections describe the various Status and Control signals.

**Note:** Most of the following status signal descriptions assume a good understanding of the Interlaken Protocol. See the Interlaken Protocol Definition Revision 1.2 document for more details.

### RX Meta Frame Status

The Interlaken protocol requires that each lane align or synchronize to incoming words using the procedure described in the Interlaken specification. The Interlaken IP core provides status bits to indicate the state of word boundary synchronization and lane alignment. All signals are synchronous with the rising-edge of LBUS\_CLK and a detailed description of each signal is included in this section.

#### **STAT\_RX\_SYNCED[LANES-1:0]**

When a bit of this bus is 0, it indicates that word boundary synchronization of the corresponding lane is not complete or that an error has occurred as identified by another status bit.

When a bit of this bus is 1, it indicates that the corresponding lane is word boundary synchronized and is receiving Meta Frame Synchronization Words and Scrambler State Control Words as expected.

***STAT\_RX\_SYNCED\_ERR[LANES-1:0]***

When a bit of this bus is 1, it indicates one of several possible failures on the corresponding lane:

- Word boundary synchronization in the lane was not possible using Framing bits [65:64].
- After word boundary synchronization in the lane was achieved, errors were detected on Framing bits [65:64].
- After word boundary synchronization in the lane was achieved, a valid Meta Frame Synchronization Word was never received.

The bits of the bus remain asserted until word boundary synchronization occurs or until some other error or failure is signaled for the corresponding lane.

***STAT\_RX\_MF\_LEN\_ERR[LANES-1:0]***

When a bit of this bus is 1, it indicates that Meta Frame Synchronization Words are being received but not at the expected rate in the corresponding lane. The transmitter and receiver must be re-configured with the same Meta Frame length.

The bits of the bus remain asserted until word boundary synchronization occurs or until some other error or failure is signaled for the corresponding lane.

***STAT\_RX\_MF\_REPEAT\_ERR[LANES-1:0]***

After word boundary synchronization is achieved in a lane, if a bit of this bus is a 1, it indicates one of the following:

- Four consecutive invalid Meta Frame Synchronization Words were detected in the corresponding lane.
- Three consecutive invalid Scrambler State Control Words were detected in the corresponding lane.

The bits of the bus remain asserted until word boundary synchronization occurs or until some other error or failure is signaled for the corresponding lane.

***STAT\_RX\_DESCRAM\_ERR[LANES-1:0]***

When a bit of this bus is 1, it indicates that a Scrambler State Control Word with an unexpected value was received on the corresponding lane. This bit is only asserted after word boundary synchronization is achieved. This output is asserted for one clock period each time a descrambler error is detected.

### ***STAT\_RX\_MF\_ERR[LANES-1:0]***

When a bit of this bus is 1, it indicates that an invalid Meta Frame Synchronization Word was received on the corresponding lane. This bit is only asserted after word boundary synchronization is achieved. This output is asserted for one clock period each time an invalid Meta Frame Synchronization Word is detected.

### ***STAT\_RX\_ALIGNED***

When `STAT_RX_ALIGNED` is a value of 1, all of the lanes are aligned or de-skewed as explained in the Interlaken specification and the receiver is ready to receive packet data.

### ***STAT\_RX\_ALIGNED\_ERR***

When `STAT_RX_ALIGNED_ERR` is a value of 1, one of the following occurs:

- Lane alignment fails after several attempts
- Lane alignment is lost (`STAT_RX_ALIGNED` is asserted and then it is negated)

### ***STAT\_RX\_FRAMING\_ERR[LANES-1:0]***

When a bit of this bus is 1, an illegal framing pattern is detected on the corresponding lane after word boundary synchronization. If this error is detected after lane alignment, the error is treated like a CRC24 error.

This output is asserted for one clock period each time an illegal framing pattern is detected.

## **RX Error Status**

The Interlaken IP core provides status signals to identify Interlaken data transmission protocol violations in sequences of Control and Data words. These are errors independent of the status of the Meta Frame. Generally, these signals do not indicate a failure on the part of the sending transmitter but some type of corruption during the transmission.

All signals are synchronous with the rising-edge of `LBUS_CLK` and a detailed description of each signal follows.

### ***STAT\_RX\_CRC24\_ERR***

When this signal is a value of 1, it indicates that the error detection logic has identified a mismatch between the expected and received value of CRC24 in a Control Word.

Every time a CRC24 error is detected, all open packets are marked as containing errors as specified by the Interlaken Protocol specification. By definition, there is no mechanism provided by Interlaken to associate a CRC24 error with individual packets.

This signal is asserted for one clock period each time a CRC24 error is detected.

### **STAT\_RX\_MSOP\_ERR**

Packets received with a particular channel address must begin with a valid Start of Packet (SOP). If data is detected for a particular channel without a valid SOP, this signal is asserted for a single Local bus clock cycle. Additionally, the required SOP is inserted before the data and an error is signaled in the End of Packet (EOP) cycle by the `RX_ERRROUT` signal.

This signal is available as a status signal to indicate that a missing SOP error condition occurred. No indication is provided on the Local bus as to which packet had the missing SOP. The packet is marked as containing an error. This is because a missing SOP is almost always associated with other errors that cannot be associated with a particular packet.

The purpose of SOP insertion is to ensure that packets for a particular channel are always delivered on the RX Local bus beginning with an SOP and ending with an EOP to remove the need for user logic to perform bus protocol checking. The `STAT_RX_MSOP_ERR` status signal indicates that this function is being performed and for most applications can be ignored.

### **STAT\_RX\_MEOP\_ERR**

Packets received with a particular channel address must begin with a valid Start of Packet (SOP) and end with a valid End of Packet (EOP). If an SOP is detected without receiving an EOP for the previous packet, this signal is asserted for a single Local bus clock cycle. Additionally, the extra SOP is deleted, the packets are merged together, and an error is signaled with the End of Packet (EOP) by the `RX_ERRROUT` signal.

This signal is available as a status signal to indicate a missing EOP error condition occurred and that SOP deletion occurred. No indication is provided on the Local bus which packet is actually a merged packet. The packet is marked as containing an error. This is because a missing EOP is almost always associated with other errors that cannot be associated with a particular packet.

The purpose of SOP deletion is to ensure that packets for a particular channel are always delivered on the RX Local bus beginning with an SOP and ending with an EOP to remove the need for user logic to perform bus protocol checking. The `STAT_RX_MEOP_ERR` status signal indicates that this function is being performed and for most applications can be ignored.

### **STAT\_RX\_BURST\_ERR**

This signal is asserted if:

- BurstShort violation is detected
- Burst length violation is detected

When this signal has a value of 1, it indicates one of the preceding burst errors has been detected. These errors are treated as CRC24 errors and all open packets are treated as being in error.

This signal is asserted for one clock period each time an error is detected.

A BurstShort error occurs when the spacing between Burst Control Words is less than the BurstShort parameter. A burst length violation occurs when the length of a received burst, other than that ending with an End of Packet, is not a multiple of the RX LBUS width.

## TX Rate Limiting

The Interlaken IP core rate limiter can be used to reduce the overall Data Word transmission rate. This is achieved by transmitting Idle Control Words in between packet bursts to limit the effective data transfer rate. The purpose of transmitter rate limiting is to reduce buffering requirements by the receiving device and reduce the amount of flow-control stalling that can otherwise be required.

Rate limiting is not a substitute for flow control but something that should be used in conjunction with flow control when a receiver cannot continuously accept Data Words at the full rate.

The rate limiter uses a token bucket scheme. A token represents a single byte. When the token bucket contains at least BurstMax number of tokens, up to BurstMax bytes are sent. When that has completed, the transmitter waits until there are at least BurstMax number of tokens in the bucket again before sending more data. The token count goes negative if it is necessary to send a burst of data that cannot be interrupted.

The token bucket is refilled at a specified interval with some number of tokens. This interval is specified in terms of Local bus clock `LBUS_CLK` cycles.

During each `LBUS_CLK` cycle, eight tokens are drained for each Interlaken Data Word that is forwarded. This is true even for EOP Data Words that contain less than eight valid bytes.

A description of the signals that set the characteristics of the rate limiter follows. All signals are synchronous with the rising-edge of `LBUS_CLK`.

### ***CTL\_TX\_RLIM\_ENABLE***

When this input is a value of 1, the rate limiter is enabled. When this input is a value of 0, the rate limiter is disabled.

This input should only be changed from a 0 to a 1 after appropriate values have been put on `CTL_TX_RLIM_MAX`, `CTL_TX_RLIM_DELTA`, and `CTL_TX_RLIM_INTV`.

### ***CTL\_TX\_RLIM\_MAX[11:0]***

This input defines the maximum number of tokens in the bucket in terms of bytes (a value of 1, means 1 byte). The number of tokens in the bucket never exceed this value. This value

must be at least BurstMax. (For example, if BurstMax is set for 256 bytes, this value should be at least 256).

The value of this input should not be changed when CTL\_TX\_RATE\_ENABLE is a value of 1.

**Note:** Xilinx has observed that rates closest to the expected rates are observed when CTL\_TX\_RLIM\_MAX is set to a value between 1 and 2 times the value of BurstMax.

### **CTL\_TX\_RLIM\_INTV[7:0]**

This input specifies the update interval: the number of Local bus clock cycle between additions to the token bucket. The value of this input should not be changed when CTL\_TX\_RLIM\_ENABLE is a value of 1.

**Note:** Xilinx recommends values between 8 and 32 for this input.

### **CTL\_TX\_RLIM\_DELTA[11:0]**

This input specifies how many tokens are to be added to the bucket after each interval. A token is equal to 1 byte. This value must be greater than 0. The value of this input should not be changed when CTL\_TX\_RLIM\_ENABLE is a value of 1.

**Note:** This value should be calculated based on the desired rate and the value in CTL\_TX\_RLIM\_INTV.

Example: Programming The Rate Limiter

Assuming the following:

- The Local bus clock frequency is 200 MHz
- BurstMax is 256 bytes
- The transmission rate is to be limited to 16 Gb/s (or 2 GB/s)
- The interval is arbitrarily chosen to be 16 Local bus clock cycles

The value for CTL\_TX\_RLIM\_DELTA is:

$$= (\text{Byte Rate} * \text{Interval}) / \text{Local bus Frequency}$$

$$= (2^9 * 16) / (200^6)$$

$$= 160 \text{ bytes}$$

The value for CTL\_TX\_RLIM\_MAX must be BurstMax (typically 256B) or greater. Different values result in different shaping of traffic. Simulations must be done to select the proper value to get the desired packet rate.



## CRC32 Diagnostics Checking

Interlaken implements a CRC32 check for each lane of the interface for monitoring the health of each lane. All signals are synchronous with the rising-edge of `CORE_CLK`. The Interlaken IP core uses the following two signals for this function:

### ***STAT\_RX\_CRC32\_VALID[LANES-1:0]***

When a bit of this bus is 1, it indicates:

- The CRC32 in the most recently received Diagnostic Word on the corresponding lane was valid
- The corresponding lane is word boundary synchronized

When this bit is a value of 0, it indicates that a CRC32 error was detected or the corresponding lane is not word boundary synchronized.

### ***STAT\_RX\_CRC32\_ERR[LANES-1:0]***

When a bit in this bus is 1, it indicates that after the corresponding lane was word boundary synchronized, a CRC32 error was detected. This output is asserted for one clock period each time a CRC32 error is detected.

**Note:** CRC32 errors do not affect word boundary synchronized. They are only reported as status indicators. Keep a count of how many CRC32 errors were detected for each lane to examine the health of each individual lane over a period of time.

**Note:** The checking of the Diagnostic Word only checks the CRC32 and does not check whether or not the unused bits of the Diagnostic Word, 57:34, are 0s as described in the specification.

## Interlaken Status Messaging for the Receiver

The Meta Frame Diagnostic words calculate a CRC32 over all the data within the Meta Frame in a lane to help diagnose errors. The Interlaken protocol provides for optional status messaging within these Diagnostic Words. This mechanism allows a Receiver to communicate, through the adjacent Transmitter or an out-of-band flow control interfaces, the health of each (received) lane and the overall health of the Receiver interface to the other device.

The results of received Diagnostic Words are described in the following subsections. All signals are synchronous with the rising-edge of `LBUS_CLK`.

### ***STAT\_RX\_DIAGWORD\_INTFSTAT[LANES-1:0]***

Each bit of this bus reflects the value of bit[32], the interface health (Status Bit 0), in the most recently received Diagnostic Word on the corresponding lane. The value of this bit

should be considered invalid and ignored if the corresponding bit in `STAT_RX_CRC32_VALID[LANES-1:0]` is a value of 0.

### ***STAT\_RX\_DIAGWORD\_LANESTAT[LANES-1:0]***

Each bit of this bus reflects the value of bit[33], the lane health (Status Bit 1), in the most recently received Diagnostic Word on the corresponding lane. The value of this bit should be considered invalid and ignored if the corresponding bit in `STAT_RX_CRC32_VALID[LANES-1:0]` is a value of 0.

## **Interlaken Status Messaging for the Transmitter**

The Transmitter is capable of inserting the Status Messaging as described in the Interlaken Protocol into the Meta Frame Diagnostics words. You should feed these inputs based on the health of the receiver.

All signals are synchronous with the rising-edge of `LBUS_CLK` and a detailed description of each signal follows.

### ***CTL\_TX\_DIAGWORD\_INTFSTAT***

This input is transmitted on bit[32], the interface health (Status Bit 0), of every Diagnostic Word on all of the lanes. A value of 1 is defined as a healthy condition.

You must drive proper data for this input. In typical applications, connect this input to the `STAT_RX_ALIGNED` output of the receiver block.

### ***CTL\_TX\_DIAGWORD\_LANESTAT[LANES-1:0]***

Each bit of this bus is transmitted on bit[33], the lane health (Status Bit 1), of every Diagnostic Word for the corresponding lane. A value of 1 is defined to mean a healthy condition.

You must drive proper data for this input. In typical applications, connect this input to the `STAT_RX_SYNCED[LANES-1:0]` output of the receiver block.

## **Transmitter Multiple-Use Bits**

Interlaken defines an eight-bit field in each Control Word as "Multiple-Use" bits. These bits are transmitted with every Control Word that is sent and can be used to transmit any information. For example, one of the bits can be used to represent a link-level flow control status.

The Interlaken IP core provides a mechanism to set these bits to any desired value. All signals are synchronous with the rising-edge of `CORE_CLK` and a detailed description of each signal follows.

### ***CTL\_TX\_MUBITS[7:0]***

These inputs control the information contained in bits [31:24] of the Control words generated by the Transmitter. The value of `CTL_TX_MUBITS[0]` appears in bit 24 of the next Control Word generated by the TX. The value of `CTL_TX_MUBITS[1]` appears in bit 25, and so forth.

## **Receiver Multiple-Use Bits**

Similar to the Transmitter, the Interlaken IP core extracts the "Multiple-Use" field from every received Control Word and outputs the information for your interpretation. All signals are synchronous with the rising-edge of `LBUS_CLK` and a detailed description of each signal follows.

### ***STAT\_RX\_MUBITS[7:0]***

These outputs contain the information in bits [31:24] of the Control words received by the Receiver. The value of Control Word bit [24] appears on `STAT_RX_MUBITS[0]`. The value of Control Word bit [25] appears on `STAT_RX_MUBITS[1]`, and so forth.

## **Transmitter Flow-Control Inputs**

The Interlaken IP core implements the Interlaken in-band flow control mechanism as described in section 5.3.4 of the Interlaken Protocol Definition 1.2. This mechanism communicates XON/XOFF (for example, for different channels) using the In-Band Flow Control bits of Control words. Additionally, the Multiple-Use bits of Control Words can be used in a similar manner.

Inside each Interlaken Control Word are 16 bits of In-Band Flow Control information, bits[55:40], and a Reset Calendar bit, bit[56]. These bits are shared over the calendar length as described in the following subsections. The Interlaken core has a fixed calendar length and provides one transmit bit and one receive bit for each calendar entry.

By definition, XON is represented by 1, and XOFF is represented by 0 for both the Transmitter and the Receiver. All signals are synchronous with the rising-edge of `LBUS_CLK` and a detailed description of each signal follows.

**Note:** The `MAX_CALLEN` parameter represents the supported calendar length for each specific Interlaken IP core configuration.

### ***CTL\_TX\_FC\_STAT[MAX\_CALLEN-1:0]***

There is full flexibility to implement any mechanism to handle system-wide flow control. The Interlaken IP core Transmitter inputs the supplied calendar information and packs it into the Interlaken Control words and transmits it over the link.

This mechanism allows you to take the system wide parameters into account and optimize the buffering by implementing the most optimum flow control mechanism.

The operation is as described in the Interlaken specification. The first calendar entry, `CTL_TX_FC_STAT[0]`, is sent in bit[55] of a Control Word with the Reset Calendar bit, bit[56], set to a value of 1. The next calendar entry, `CTL_TX_FC_STAT[1]`, is sent in bit[54] of the same Control Word and so on to bit[40]. The 17th calendar entry, `CTL_TX_FC_STAT[16]`, is sent in bit[55] of the next Control Word that has the Reset Calendar bit, bit[56], set to a value of 0, and so forth.

### ***CTL\_TX\_FC\_CALLEN[3:0]***

The flow control calendar length can be shorter than the `MAX_CALLEN` of the Interlaken IP core configuration. When `CTL_TX_FC_CALLEN` is a value of 0, the calendar length becomes 16 and only `CTL_TX_FC_STAT[15:0]` are used. When `CTL_TX_FC_CALLEN` is a value of 1, the calendar length becomes 32 only `CTL_TX_FC_STAT[31:0]` are used. And so forth. The valid settings for calendar length are as follows:

0x00 = 16 entries

0x01 = 32 entries

0x03 = 64 entries

0x07 = 128 entries

0x0F = 256 entries

All other values are reserved.

**Note:** The value selected for `CTL_TX_FC_CALLEN` must be less than or equal to the value of `MAX_CALLEN`. This input should be static and must only be changed during reset.

## **Receiver Flow-Control Outputs**

The Interlaken IP core Receiver automatically extracts the flow control information received over the link and outputs the information. You can then interpret the flow control status and take the appropriate action if required.

**Note:** The `MAX_CALLEN` parameter represents the support calendar length for each specific Interlaken IP core configuration.

By definition, XON is represented by 1, and XOFF is represented by 0 for both the Transmitter and the Receiver. All signals are synchronous with the rising-edge of `LBUS_CLK` and a detailed description of each signal follows.

### ***STAT\_RX\_FC\_STAT[MAX\_CALLEN -1:0]***

The operation is as described in the Interlaken specification. The first calendar entry, `STAT_RX_FC_STAT[0]`, is received from bit[55] of a Control Word with the Reset Calendar bit, bit[56], set to a value of 1. The next calendar entry, `STAT_RX_FC_STAT[1]`, is received from bit[54] of the same Control Word and so on. The 17th calendar entry, `STAT_RX_FC_STAT[16]`, is received from bit[55] the next Control Word that has the Reset Calendar bit, bit[56], set to a value of 0, and so forth.

## **Transceiver Interface**

The integrated Interlaken core uses the transceiver in "RAW mode" by bypassing of the encoder/decoder and gearboxes; but can use the RX elastic buffer.

Also there are restrictions and limitations as to which serial transceivers you can use to implement Interlaken. Following are the rules:

- Interlaken GTs have to be contiguous
- Interlaken on the left column must map to GTs on the left column
- Interlaken on the right column must map to GTs on the right column
- Interlaken must be implemented within an SLR



**RECOMMENDED:** *For transceiver selections outside of these rules, contact Xilinx Technical Support or your local FAE.*

## **Dynamic Reconfiguration Port**

The dynamic reconfiguration port (DRP) allows the dynamic change of attributes in the integrated Interlaken core. The DRP interface is a processor-friendly synchronous interface with an address bus (`DRP_ADDR`) and separated data buses for reading (`DRP_DO`) and writing (`DRP_DI`) configuration data to the ILKN block. An enable signal (`DRP_EN`), a read/write signal (`DRP_WE`), and a ready/valid signal (`DRP_RDY`) are the control signals that implement read and write operations, indicate operation completion, or indicate the availability of data.

For the DRP to work, a clock must be provided to the `DRP_CLK` port. See the *Virtex UltraScale Architecture Data Sheet: DC and AC Switching Characteristics (DS893)* [Ref 2], for the maximum allowed clock frequency.

The ILKN block must be held in reset when you want to dynamically change the attributes through the DRP. That is, TX\_RESET, RX\_RESET, TX\_SERDES\_REFCLK\_RESET, and the RX\_SERDES\_RESET[11:0] signals need to be asserted High.

## Dynamic Reconfiguration Port (DRP) Interface

The DRP interface provides a means to change attribute values by over-writing memory cells without re-configuring the entire FPGA or using partial reconfiguration. The Interlaken core must be held in reset while the DRP port is used, and all external timing requirements must be met. The memory cells is defined as multicycle paths in core timing analysis, and the DRP requires several clock cycles before the new values can be read (indicated by DRP\_RDY assertion).The new set of attribute values must contain a legal configuration of the Interlaken core before the core is brought out of the reset state.

The DRP clock can be any continuously running clock not exceeding 250 MHz.

### DRP Write Operation

Figure 3-5 shows the DRP write operation timing diagram. New DRP operations can be initiated when the DRP\_RDY signal is asserted.




Figure 3-5: DRP Write Operation Timing Diagram

## DRP Read Operation

Figure 3-6 shows the DRP read operation timing diagram. New DRP operations can be initiated when the DRP\_RDY signal is asserted.




Figure 3-6: DRP Read Operation Timing Diagram

## DRP Address Map of the ILKN Block

Table 3-6 lists the DRP map of the ILKN block sorted by address.

Table 3-6: DRP Map

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Encoding (Hex)	DRP Encoding (Hex)
8	[3:0]	R/W	CTL_TX_LAST_LANE[3:0]	1-B	1-B
10	[6:0]	R/W	CTL_TX_FC_CALLEN[6:0]	0-F	0-F
18	0	R/W	CTL_TX_DISABLE_SKIPWORD	FALSE	0
				TRUE	1
20	[15:0]	R/W	CTL_TX_MFRAMELEN_MINUS1[15:0]	FF-1FFF	FF-1FFF
28	[1:0]	R/W	CTL_TX_BURSTMAX[1:0]	0-3	0-3
30	[2:0]	R/W	CTL_TX_BURSTSHORT[2:0]	1-3	1-3
38	[3:0]	R/W	CTL_RX_LAST_LANE[3:0]	1-B	1-B
40	[15:0]	R/W	CTL_RX_MFRAMELEN_MINUS1[15:0]	FF-1FFF	FF-1FFF
48	[1:0]	R/W	CTL_RX_BURSTMAX[1:0]	0-3	0-3
50	0	R/W	MODE	FALSE	0
				TRUE	1
58	0	R/W	BYPASS	FALSE	0
				TRUE	1

Table 3-6: DRP Map (Cont'd)

DRP Address (Hex)	DRP Bits	R/W	Attribute Name	Attribute Encoding (Hex)	DRP Encoding (Hex)
60	0	R/W	TEST_MODE_PIN_CHAR	FALSE	0
				TRUE	1
68	[13:0]	R/W	CTL_TX_RETRANS_DEPTH[13:0]	200-800	200-800
70	[2:0]	R/W	CTL_TX_RETRANS_MULT[2:0]	0-5	0-5
78	0	R/W	CTL_RX_PACKET_MODE	FALSE	0
				TRUE	1
80	[1:0]	R/W	CTL_RX_CHAN_EXT[1:0]	0-3	0-3
98	[2:0]	R/W	CTL_RX_RETRANS_MULT[2:0]	0-5	0-5
A0	[15:0]	R/W	CTL_RX_RETRANS_TIMER1[15:0]	0-FFFF	0-FFFF
A8	[15:0]	R/W	CTL_RX_RETRANS_TIMER2[15:0]	8-FFFF	8-FFFF
B0	[3:0]	R/W	CTL_RX_RETRANS_RETRY[3:0]	2-F	2-F
B8	[7:0]	R/W	CTL_RX_RETRANS_WRAP_TIMER[7:0]	0-FF	0-FF
C0	[11:0]	R/W	CTL_RX_RETRANS_WDOG[11:0]	0-FFF	0-FFF
C1	0	R/W	CTL_TEST_MODE_PIN_CHAR	FALSE	0
				TRUE	1
C8	[1:0]	R/W	CTL_TX_CHAN_EXT[1:0]	0-3	0-3
D0	[1:0]	R/W	CTL_TX_RETRANS_RAM_BANKS[1:0]	0-3	0-3



# Design Flow Steps

This chapter describes customizing and generating the core, constraining the core, and the simulation, synthesis and implementation steps that are specific to the this IP core. More detailed information about the standard Vivado® design flows and the IP integrator can be found in the following Vivado Design Suite user guides:

- *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* (UG994) [Ref 5]
- *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 6]
- *Vivado Design Suite User Guide: Getting Started* (UG910) [Ref 7]
- *Vivado Design Suite User Guide: Logic Simulation* (UG900) [Ref 8]

---

## Customizing and Generating the Core

This section includes information about using Xilinx® tools to customize and generate the core in the Vivado Design Suite.

The integrated Interlaken core is generated using the Vivado IP catalog. You can customize the IP for use in your design by specifying values for the various parameters associated with the IP core using the following steps:

1. Select the IP from the IP catalog.
2. Double-click the selected IP or select the **Customize IP** command from the toolbar or right-click menu.

For details, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 6] and the *Vivado Design Suite User Guide: Getting Started* (UG910) [Ref 7].

**Note:** Figures in this chapter are illustrations of the Vivado Integrated Design Environment (IDE). This layout might vary from the current version.

When the integrated Interlaken core is selected from the IP catalog, a window displays showing the different available configurations. These are organized in various tabs for better readability and configuration purposes. The details related to these tabs are described in the next sections.

## General Tab

Figure 4-1 shows the general customization options for the IP.




Figure 4-1: General Tab

Table 4-1 describes the General tab options.

Table 4-1: General Configuration Options

Parameter	Description	Default Value	Value Range
<b>Physical Layer</b>			
Line Rate	Line rate of the interface in Gb/s	12.5	3.125 5 6.25 10.3125 12.5 25.78125 <sup>(1)</sup>
Lanes	Number of Lanes	12	1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12
Transceiver Type	Transceiver Type	GTH	GTH GTY

Table 4-1: General Configuration Options (Cont'd)

Parameter	Description	Default Value	Value Range
GT Ref Clk	Reference Clock for the GTs used, in MHz. The default value is dependent on the transceiver configuration.	195.3125 (GTH at 12.5 Gb/s) 402.832 (GTY at 25.78125 Gb/s)	125.00 128.90 156.25 161.133 189.39 195.3125 201.41 250.00 257.81 312.50 322.26 386.71 390.62 402.832
Operation	Operating mode	Duplex	Duplex Simplex TX Simplex RX
Clocking <sup>(2)</sup>	Clocking mode	Synchronous	Synchronous Asynchronous
<b>Link Layer</b>			
RX Dataflow Mode <sup>(3)</sup>	Packet Mode	Packet mode	Packet Mode Burst Mode
Channels	Number of Channels	256	256 512 1,024 2,048
Meta Frame	Meta Frame length in Interlaken words	2,048	256 to 8192
BurstMax	Burst Max in Bytes	256	64 128 192 256
BurstShort <sup>(4)</sup>	Burst Short in Bytes	64	64 96 128 160 192 224 256
<b>Flow Control</b>			
Enable In-band flow control	In-band flow control	0	0 – Disable 1 – Enable

Table 4-1: General Configuration Options (Cont'd)

Parameter	Description	Default Value	Value Range
In-Band Calendar Length	Entries for calendar length	256	16 32 64 128 256
Enable out-of-band flow control	Out-of-band flow control	0	0 – Disable 1 – Enable
Out-of-band Calendar Length	Entries for calendar length	256	32 64 128 256 512 1024 2048
Enable Protocol Bypass Mode <sup>(5)</sup>	Enables Interlaken IP to operate in Protocol Bypass Mode	0	0 – Disable 1 – Enable
Disable Skipword	Used to provide clock compensation in the Meta Frames if intermediate electrical repeater functions are used	1	0 – False 1 – True

**Notes:**

1. 25.78125 Gb/s line rate not supported for devices that have only GTH support or -1 speed grade.
2. Applicable only when the operating mode is **Duplex**. For Simplex TX / Simplex RX, this field displays **Asynchronous** and is grayed-out.
3. Applicable only for the RX. The operating mode must be set to **Duplex** or **Simplex RX**. For Simplex TX, this field displays as **NA** and is grayed-out.
4. BurstShort must be less than or equal to BurstMax.
5. This feature is currently disabled and grayed out, and will be supported in a future release.

## Advanced Tab

Figure 4-2 shows the advanced parameters for this IP.




Figure 4-2: Advanced Tab

Table 4-2 describes the options available in the Advanced tab.

Table 4-2: Advanced Configuration Options

Parameter	Description	Default Value	Value Range
Enable Retransmission <sup>(1)</sup>		0	0 – Disable 1 – Enable
<b>Transmitter</b>			
Number of RAM Banks <sup>(2)</sup>		4	1 2 3 4

Table 4-2: Advanced Configuration Options (Cont'd)

Parameter	Description	Default Value	Value Range
Buffer Depth <sup>(2)</sup>		2048	512 1024 2048 4096 8192
Sequence Multiplier <sup>(2)</sup>		1	1 2 4 8 16 32
<b>Receiver</b>			
Sequence Multiplier <sup>(2)</sup>		1	1 2 4 8 16 32
Watchdog Timer <sup>(2)</sup>		0	0 to 4095
Long Timer <sup>(2)</sup>	Long timer in Interlaken words	3000	8 to 65535
Short Timer <sup>(2)</sup>		2048	8 to 65535
Retry Timer <sup>(2)</sup>		2	2 to 15
Wrap Around Timer <sup>(2)</sup>	Wrap Around Timer	0	0 to 255
<b>Error Injection</b>			
Enable Error Injection	Enable Error Injection	0	0 – Disable 1 – Enable
<b>Rate Limiter</b>			
Enable Rate Limiter <sup>(3)</sup>	Enable Rate Limiter	0	0 – Disable 1 – Enable
Max Token Count <sup>(4)</sup>	This value sets the maximum number of tokens in the bucket in terms of Bytes. A value of 1, means 1 byte. This value must be equal to or greater than Burst Max.  <b>Note:</b> Setting a value between 1 and 2 times the value of Burst Max can result in rates closest to the expected rates.	384	Burst Max to 4095

Table 4-2: Advanced Configuration Options (Cont'd)

Parameter	Description	Default Value	Value Range
Update Interval <sup>(4)</sup>	This value sets the number of LBUS clock cycles between additions of Delta Token Count tokens to the bucket.  <b>Note:</b> Xilinx recommends setting a value between 8 and 32.	16	1 to 255
Delta Token Count <sup>(4)</sup>	This value specifies how many tokens are added to the bucket after each interval. A token here is equal to 1 byte. This value must be greater than 0 and less than or equal to Max Token Count.	384	1 to Max Token Count

**Notes:**

1. Out-of-band flow control must be enabled to support retransmission, Operation should be Duplex. Retransmission is not supported in this core version.
2. Applicable only if retransmission is enabled. Retransmission is not supported in this core version.
3. Enable Rate Limiter option is available only in a Duplex or Simplex TX operation.
4. Applicable only if the Rate Limiter is enabled

## GT Selections and Configuration

Figure 4-3 shows the GT selection and configuration options for the IP.




Figure 4-3: GT Selections and Configuration Tab

Table 4-3 describes the options available in the GT Selection and Configuration tab.

Table 4-3: GT Selection and Configuration Options

Parameter	Description	Default Value	Value Range
Channel Topology	Type of channel used.	Chip to Chip	Chip to Chip Backplane
ILKN Core Selection	XY location of the transceiver connected to the Interlaken core.	Based on the selected package/ device	Options based on the selected package/device
GT Group Selection	Based on the FPGA device, part number, GT type selected, and number of lanes, the available ILKN cores for the particular device/package. The best and all possible GT groups are listed as per GT selection guidelines.	Based on device, package and core location, the best possible GT combinations are listed.	Possible combination based on the device, package, and core location selected.



Table 4-3: GT Selection and Configuration Options (Cont'd)

Parameter	Description	Default Value	Value Range
Lane 00 to Lane 11	Lanes will be auto filled, based on the selection of the ILKN core location and GT group selection.		
Include Shared Logic in	Determines the location of the transceiver shared logic.	Core	Core Example Design
Enable Pipeline Registers	Single Stage Pipeline Registers between Core and the GT.		
Enable additional transceiver control and status ports	Enables additional transceiver control and status ports.	0	0 – Disable 1 – Enable

## User Parameters

This section is not applicable for this core.

## Output Generation

For details, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 6].

## Constraining the Core

This section contains information about constraining the core in the Vivado Design Suite.

### Required Constraints

The integrated Interlaken core solution requires the specification of timing and other physical implementation constraints to meet the specified performance requirements. These constraints are provided in a Xilinx Device Constraints (XDC) file. Pinouts and hierarchy names in the generated XDC correspond to the provided example design of the integrated Interlaken core.

To achieve consistent implementation results, an XDC containing these original, unmodified constraints must be used when a design is run through the Xilinx design tools. For additional details on the definition and use of an XDC specific constraints, see the *Vivado Design Suite User Guide: Using Constraints* (UG903) [Ref 9].

Constraints provided in the integrated Interlaken core have been verified through implementation and provide consistent results. Constraints can be modified, but modifications should only be made with a thorough understanding of the effect of each constraint.

## Device, Package, and Speed Grade Selections

This section is not applicable for this IP core.

## Clock Frequencies

This section is not applicable for this IP core.

## Clock Management

This section is not applicable for this IP core.

## Clock Placement

This section is not applicable for this IP core.

## Banking

This section is not applicable for this IP core.

## Transceiver Placement

This section is not applicable for this IP core.

## I/O Standard and Placement

This section is not applicable for this IP core.

---

## Simulation

For comprehensive information about Vivado simulation components, as well as information about using supported third-party tools, see the *Vivado Design Suite User Guide: Logic Simulation* (UG900) [Ref 8].

For information regarding simulating the example design, see [Simulating the Example Design in Chapter 5](#).

---

## Synthesis and Implementation

For details about synthesis and implementation, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 6].

For information regarding synthesizing and implementing the example design, see [Synthesizing and Implementing the Example Design in Chapter 5](#).

# Example Design

This chapter contains information about the example design provided in the Vivado® Design Suite.

---

## Overview

This chapter describes the integrated Interlaken core example design and the various test scenarios implemented within the example design.

## Example Design Hierarchy

[Figure 5-1](#) shows the instantiation of various modules and their hierarchy in the example design.




Figure 5-1: Example Design Hierarchy

Details of the example design hierarchy are as follows:

- The interlaken\_0 module instantiates Interlaken and the serial transceiver (GT) along with various helper blocks.
- The interlaken\_0\_pkt\_gen\_mon module instantiates the interlaken\_0\_gen\_wrapper and interlaken\_0\_mon\_wrapper modules.
- The interlaken\_0\_gen\_wrapper module instantiates interlaken\_0\_pkt\_gen (packet generator), in-band flow control generator (if IBFC is enabled in the Vivado Integrated Design Environment (IDE)) and out-of-band flow control generator modules (if OOFBC is enabled in the Vivado IDE) based on ILKN Vivado IDE configuration.

- The `interlaken_0_mon_wrapper` module instantiates `interlaken_0_pkt_mon` (packet monitor), in-band flow control monitor (if IBFC is enabled in the Vivado IDE) and out of band flow control monitor (if OOBFC enabled in the Vivado IDE) modules based on ILKN Vivado IDE configuration.
- The `interlaken_0_pkt_gen_mon` and `interlaken_0` modules handshake with each other using few signals: GT locked, RX alignment and data transfer signals as per LBUS protocol. You can change the number of packets in the `interlaken_0_exedes.v` file using a parameter. The same number is used by the generator and monitor to send and receive packets. The number of packets should be even and in the range of 2 to 65534.
- The `interlaken_0_pkt_gen` module is mainly responsible for the generation of LBUS packets and generating control signals to flow control (IBFC and OOBFC) generator modules and error injection test. It contains a state machine which monitors the GT and Interlaken status (that is, GT lock and RX alignment) and sends traffic to Interlaken.
- Similarly, the `interlaken_0_pkt_mon` module is mainly responsible for reception of packets from Interlaken and monitoring status signals from flow control (IBFC and OOBFC) monitor modules and error injection status signals from Interlaken core. It also contain a state machine which monitors the GT and Interlaken status (that is, GT lock and RX alignment) and receives traffic from Interlaken.
- The example design supports both Packet mode and Burst mode. The LBUS packet length is predefined to make sure that all segments SOP and EOP are toggled.
  - For the Packet mode, channel number starts from 0 and increments for each packet up to 255 and resets back to 0.
  - For Burst mode, channel number toggles between two predefined channel numbers.
- The Swap Logic does bit swapping on the data interface between the Interlaken core and the GT.
- The `transceiver_debug` module is available in the example design when you enable the **Additional transceiver control and status ports** from the **GT Selections and Configuration** tab of the Interlaken Vivado IDE. This module brings out all the DRP ports of the transceiver module out of the Interlaken core.
- The `GT_common` module is available in the example design when you select the **Include Shared Logic in example design** from the **GT Selections and Configuration** tab of the Interlaken Vivado IDE. This module brings out the transceiver common module out of the Interlaken core.
- The clocking wizard generates different clocks based on the core configuration in the Interlaken Vivado IDE. If you set **Line Rate** to 12.5 Gb/s, the clocking wizard generates one clock with 300MHz and the same clock is used as `core_clk` and `lbus_clk`. If you set **Line Rate** to 25.78125 Gb/s, the clocking wizard generates two clocks, `lbus_clk` with a frequency of 300MHz and `core_clk` with a frequency of 412 MHz.
- The AXI4-Lite interface wrapper is available when you select the **Include AXI4-Lite Control and Statistics Interface** option from the **General** tab. This module is included

inside the `ilkn_0_wrapper`. This wrapper contains two modules: `ilkn_0_axi4_lite_reg_map`, and `ilkn_0_axi4_lite_slave_2_ipif`. These modules are described in detail in [AXI4-Lite Interface Implementation](#).

- The AXI4-Lite user interface is available when you select the **Include AXI4-Lite Control and Statistics Interface** option from the **General** tab. This module is present in the `ilkn_pkt_gen_mon`. This module is described in detail in [AXI4-Lite Interface Implementation](#).



**IMPORTANT:** When Interlaken is operating at 25.78125 Gb/s with either 5 or 6 lanes, there are:

- two IBUFDS instantiated to drive two different reference clocks to the two GT quads, and
- two pairs of `gt_ref_clk` are needed to drive the two IBUFDS, as shown in [Figure 5-2](#).

From the UltraScale GTY Transceivers User Guide (UG578) [Ref 4], "Channels operating above 16.375 Gb/s cannot source a reference clock from another Quad and must utilize one of the two local reference clock pin pairs in its own Quad."




Figure 5-2: 25 Gb/s Reference Clock

Table 5-1: Interlaken Supported Modes and Configurations

Number of Lanes	GT Type	Speed Grade
(1 to 6 Lanes) x25.78G	GTY Only	(-2 or higher silicon)
(1 to 12 Lanes) x12.5G	GTH and GTY	(-1 or higher silicon)
(1 to 12 Lanes) x10.3125G	GTH and GTY	(-1 or higher silicon)
(1 to 12 Lanes) x6.25G	GTH and GTY	(-1 or higher silicon)

Table 5-1: Interlaken Supported Modes and Configurations (Cont'd)

Number of Lanes	GT Type	Speed Grade
(1 to 12 Lanes) x5G	GTH and GTY	(-1 or higher silicon)
(1 to 12 Lanes) x3.125G	GTH and GTY	(-1 or higher silicon)

## User Interface

GPIO has been provided so that you can control the example design. The I/O ports follow:

Table 5-2: User I/O Ports

Name	Size	Direction	Description
sys_reset	1	Input	Reset for interlaken_0.
gt_ref_clk0_p	1	Input	Differential input clk to GT.
gt_ref_clk0_n	1	Input	Differential input clk to GT.
init_clk	1	Input	Stable input clk to GT.
gt_ref_clk1_p	1	Input	Differential input clk to GT. Applicable only when 25G lane rate for 5 lanes or 6 lanes.
gt_ref_clk1_n	1	Input	Differential input clk to GT. Applicable only when 25G lane rate for 5 lanes or 6 lanes.
lbus_tx_rx_restart_in	1	Input	This signal initiates the state transaction in packet generator and monitor module. This signal is used to enable the packet generation and reception when the packet generator and the packet monitor are idle (that is, tx_busy_led = 0 and rx_busy_led = 0).
simplex_mode_rx_aligned	1	Input	This signal is used to indicate the generator module that the Simplex RX module is aligned and generator can now start the packet generation. Note: This pin is available only for Simplex TX mode.
tx_gt_locked_led	1	Output	Indicates that GT has been locked. This pin is available only for Simplex TX mode).
tx_done_led	1	Output	Indicates that packet generator has sent all the packets.
tx_fail_led	1	Output	Indicates TX FIFO overflow / underflow error has occurred.
tx_busy_led	1	Output	Indicate that the generator busy, and not able to respond to the lbus_tx_rx_restart_in command.
rx_gt_locked_led	1	Output	Indicates that GT has been locked.
rx_aligned_led	1	Output	Indicates RX alignment has been achieved.

**Note:** For all the input and output signals mentioned in Table 5-2, a three-stage registering is done internally.

## Core XCI Top-Level Port List

The top level port list for the core xci is listed in [Table 5-3](#).

**Table 5-3: Core XCI Top-level Input and Output Ports**

Name	Size	Direction	Description
gt_ref_clk0_p	1	Input	Differential input clk to the GT.
gt_ref_clk0_n	1	Input	Differential input clk to the GT.
init_clk	1	Input	Stable input clk to the GT.
sys_reset	1	Input	Reset for interlaken_0.
gt_txusrclk2	1	Output	TX user clock output from the GT.
gt_rxusrclk2	1	Output	RX user clock output from the GT.
gt_tx_reset_done_inv	1	Output	TX user reset output from the GT.
gt_rx_reset_done_inv	1	Output	RX user reset output from the GT.
gt0_rxp_in	1	Input	Differential serial GT RX input for lane 0.
gt0_rxn_in	1	Input	Differential serial GT RX input for lane 0.
gt1_rxp_in	1	Input	Differential serial GT RX input for lane 1. <b>Note:</b> This port is available when number of lanes is more than 1.
gt1_rxn_in	1	Input	Differential serial GT RX input for lane 1. <b>Note:</b> This port is available when number of lanes is more than 1.
gt2_rxp_in	1	Input	Differential serial GT RX input for lane 2. <b>Note:</b> This port is available when number of lanes is more than 2.
gt2_rxn_in	1	Input	Differential serial GT RX input for lane 2. <b>Note:</b> This port is available when number of lanes is more than 2.
gt3_rxp_in	1	Input	Differential serial GT RX input for lane 3. <b>Note:</b> This port is available when number of lanes is more than 3.
gt3_rxn_in	1	Input	Differential serial GT RX input for lane 3. <b>Note:</b> This port is available when number of lanes is more than 3.
gt4_rxp_in	1	Input	Differential serial GT RX input for lane 4. <b>Note:</b> This port is available when number of lanes is more than 4.
gt4_rxn_in	1	Input	Differential serial GT RX input for lane 4. <b>Note:</b> This port is available when number of lanes is more than 4.
gt5_rxp_in	1	Input	Differential serial GT RX input for lane 5. <b>Note:</b> This port is available when number of lanes is more than 5.



Table 5-3: Core XCI Top-level Input and Output Ports (Cont'd)

Name	Size	Direction	Description
gt5_rxn_in	1	Input	Differential serial GT RX input for lane 5. <b>Note:</b> This port is available when number of lanes is more than 5.
gt6_rxp_in	1	Input	Differential serial GT RX input for lane 6. <b>Note:</b> This port is available when number of lanes is more than 6.
gt6_rxn_in	1	Input	Differential serial GT RX input for lane 6. <b>Note:</b> This port is available when number of lanes is more than 6.
gt7_rxp_in	1	Input	Differential serial GT RX input for lane 7. <b>Note:</b> This port is available when number of lanes is more than 7.
gt7_rxn_in	1	Input	Differential serial GT RX input for lane 7. <b>Note:</b> This port is available when number of lanes is more than 7.
gt8_rxp_in	1	Input	Differential serial GT RX input for lane 8. <b>Note:</b> This port is available when number of lanes is more than 8.
gt8_rxn_in	1	Input	Differential serial GT RX input for lane 8. <b>Note:</b> This port is available when number of lanes is more than 8.
gt9_rxp_in	1	Input	Differential serial GT RX input for lane 9. <b>Note:</b> This port is available when number of lanes is more than 9.
gt9_rxn_in	1	Input	Differential serial GT RX input for lane 9. <b>Note:</b> This port is available when number of lanes is more than 9.
gt10_rxp_in	1	Input	Differential serial GT RX input for lane 10. <b>Note:</b> This port is available when number of lanes is more than 10.
gt10_rxn_in	1	Input	Differential serial GT RX input for lane 10. <b>Note:</b> This port is available when number of lanes is more than 10.
gt11_rxp_in	1	Input	Differential serial GT RX input for lane 11. <b>Note:</b> This port is available when number of lanes is more than 11.
gt11_rxn_in	1	Input	Differential serial GT RX input for lane 11. <b>Note:</b> This port is available when number of lanes is more than 11.
gt0_txn_out	1	Output	Differential serial GT TX output for lane 0.
gt0_txp_out	1	Output	Differential serial GT TX output for lane 0.
gt1_txn_out	1	Output	Differential serial GT TX output for lane 1. <b>Note:</b> This port is available when number of lanes is more than 1.
gt1_txp_out	1	Output	Differential serial GT TX output for lane 1. <b>Note:</b> This port is available when number of lanes is more than 1.
gt2_txn_out	1	Output	Differential serial GT TX output for lane 2. <b>Note:</b> This port is available when number of lanes is more than 2.
gt2_txp_out	1	Output	Differential serial GT TX output for lane 2. <b>Note:</b> This port is available when number of lanes is more than 2.

Table 5-3: Core XCI Top-level Input and Output Ports (Cont'd)

Name	Size	Direction	Description
gt3_txn_out	1	Output	Differential serial GT TX output for lane 3. <b>Note:</b> This port is available when number of lanes is more than 3.
gt3_txp_out	1	Output	Differential serial GT TX output for lane 3. <b>Note:</b> This port is available when number of lanes is more than 3.
gt4_txn_out	1	Output	Differential serial GT TX output for lane 4. <b>Note:</b> This port is available when number of lanes is more than 4.
gt4_txp_out	1	Output	Differential serial GT TX output for lane 4. <b>Note:</b> This port is available when number of lanes is more than 4.
gt5_txn_out	1	Output	Differential serial GT TX output for lane 5. <b>Note:</b> This port is available when number of lanes is more than 5.
gt5_txp_out	1	Output	Differential serial GT TX output for lane 5. <b>Note:</b> This port is available when number of lanes is more than 5.
gt6_txn_out	1	Output	Differential serial GT TX output for lane 6. <b>Note:</b> This port is available when number of lanes is more than 6.
gt6_txp_out	1	Output	Differential serial GT TX output for lane 6. <b>Note:</b> This port is available when number of lanes is more than 6.
gt7_txn_out	1	Output	Differential serial GT TX output for lane 7. <b>Note:</b> This port is available when number of lanes is more than 7.
gt7_txp_out	1	Output	Differential serial GT TX output for lane 7. <b>Note:</b> This port is available when number of lanes is more than 7.
gt8_txn_out	1	Output	Differential serial GT TX output for lane 8. <b>Note:</b> This port is available when number of lanes is more than 8.
gt8_txp_out	1	Output	Differential serial GT TX output for lane 8. <b>Note:</b> This port is available when number of lanes is more than 8.
gt9_txn_out	1	Output	Differential serial GT TX output for lane 9. <b>Note:</b> This port is available when number of lanes is more than 9.
gt9_txp_out	1	Output	Differential serial GT TX output for lane 9. <b>Note:</b> This port is available when number of lanes is more than 9.
gt10_txn_out	1	Output	Differential serial GT TX output for lane 10. <b>Note:</b> This port is available when number of lanes is more than 10.
gt10_txp_out	1	Output	Differential serial GT TX output for lane 10. <b>Note:</b> This port is available when number of lanes is more than 10.
gt11_txn_out	1	Output	Differential serial GT TX output for lane 11. <b>Note:</b> This port is available when number of lanes is more than 11.
gt11_txp_out	1	Output	Differential serial GT TX output for lane 11. <b>Note:</b> This port is available when number of lanes is more than 11.

Table 5-3: Core XCI Top-level Input and Output Ports (Cont'd)

Name	Size	Direction	Description
rx_ovfout	1	Output	Receive LBUS overflow. If this signal is asserted, it means that the LBUS clock is too slow for the incoming data stream. The LBUS bandwidth must be greater than the Interlaken bandwidth.
rx_dataout0	128	Output	Receive segmented LBUS Data for segment0. The value of the bus is only valid in cycles in which RX_ENAOUT is sampled as 1.
rx_chanout0	11	Output	Receive Channel Number for segment0. The bus indicates the channel number of the in-flight packet and is only valid in cycles in which RX_ENAOUT is sampled as 1. The maximum number of channels is programmed by the CTL_RX_CHAN_EXT pin. See that pin description for the encoding of that signal.
rx_enaout0	1	Output	Receive LBUS Enable for segment0. This signal qualifies the other signals of the RX segmented LBUS Interface. Signals of the RX LBUS Interface are only valid in cycles in which RX_ENAOUT is sampled as a 1.
rx_sopout0	1	Output	Receive LBUS Start-Of-Packet for segment0. This signal indicates the Start Of Packet (SOP) when it is sampled as a 1 and is only valid in cycles in which RX_ENAOUT is sampled as a 1.
rx_eopout0	1	Output	Receive LBUS End-Of-Packet for segment0. This signal indicates the End Of Packet (EOP) when it is sampled as a 1 and is only valid in cycles in which RX_ENAOUT is sampled as a 1.
rx_errout0	1	Output	Receive LBUS error for segment0. This signal indicates that the current packet being received has an error when it is sampled as a 1. This signal is only valid in cycles when both rx_enaout and rx_eopout are sampled as a 1. When this signal is a value of 0, it indicates that there is no error in the packet being received.
rx_mtyout0	4	Output	Receive LBUS Empty for segment0. This bus indicates how many bytes of the RX_DATAOUT bus are empty or invalid for the last transfer of the current packet. This bus is only valid in cycles when both RX_ENAOUT and RX_EOPOUT are sampled as 1. When RX_ERROUT and RX_ENAOUT are sampled as 1, the value of RX_MTYOUT[3:0] is always 000. Other bits of RX_MTYOUT are as usual.
rx_dataout1	128	Output	Receive segmented LBUS Data for segment1.
rx_chanout1	11	Output	Receive Channel Number for segment1.
rx_enaout1	1	Output	Receive LBUS Enable for segment1.
rx_sopout1	1	Output	Receive LBUS Start-Of-Packet for segment1.
rx_eopout1	1	Output	Receive LBUS End-Of-Packet for segment1.

Table 5-3: Core XCI Top-level Input and Output Ports (Cont'd)

Name	Size	Direction	Description
rx_errout1	1	Output	Receive LBUS Error for segment1.
rx_mtyout1	4	Output	Receive LBUS Empty for segment1.
rx_dataout2	128	Output	Receive segmented LBUS Data for segment2.
rx_chanout2	11	Output	Receive Channel Number for segment2.
rx_enaout2	1	Output	Receive LBUS Enable for segment2.
rx_sopout2	1	Output	Receive LBUS Start-Of-Packet for segment2.
rx_eopout2	1	Output	Receive LBUS End-Of-Packet for segment2.
rx_errout2	1	Output	Receive LBUS Error for segment2.
rx_mtyout2	4	Output	Receive LBUS Empty for segment2.
rx_dataout3	128	Output	Receive segmented LBUS Data for segment3.
rx_chanout3	11	Output	Receive Channel Number for segment3.
rx_enaout3	1	Output	Receive LBUS Enable for segment3.
rx_sopout3	1	Output	Receive LBUS Start-Of-Packet for segment3.
rx_eopout3	1	Output	Receive LBUS End-Of-Packet for segment3.
rx_errout3	1	Output	Receive LBUS Error for segment3.
rx_mtyout3	4	Output	Receive LBUS Empty for segment3.
tx_rdyout	1	Output	Transmit LBUS Ready. This signal indicates whether the Interlaken core TX path is ready to accept data and provides back-pressure to the user logic. A value of 1 means the user logic can pass data to the core. A value of 0 means the user logic must stop transferring data to the core. When TX_RDYOUT is asserted depends on a pre-determined value of FIFO fill.
tx_ovfout	1	Output	Transmit LBUS Overflow. This signal indicates whether you have violated the back pressure mechanism provided by the TX_RDYOUT signal. If TX_OVFOUT is sampled as a 1, a violation has occurred. You must design the rest of the user logic to prevent the overflow of the TX interface.
tx_datain0	128	Input	Transmit segmented LBUS Data for segment0. This bus receives input data from the user logic. The value of the bus is captured in every cycle that TX_ENAIN is sampled as 1.

Table 5-3: Core XCI Top-level Input and Output Ports (Cont'd)

Name	Size	Direction	Description
tx_chanin0	11	Input	Transmit LBUS Channel Number for segment0. This bus receives the channel number for the packet being written. The value of the bus is captured in every cycle that TX_ENAIN is sampled as 1. The maximum number of channels is programmed by the CTL_TX_CHAN_EXT pin. See that pin description for the encoding of that signal.
tx_enain0	1	Input	Transmit LBUS Enable for segment0. This signal is used to enable the TX LBUS Interface. All signals on this interface are sampled only in cycles in which TX_ENAIN is sampled as a 1.
tx_sopin0	1	Input	Transmit LBUS Start Of Packet for segment0. This signal is used to indicate the Start Of Packet (SOP) when it is sampled as a 1 and is 0 for all other transfers of the packet. This signal is sampled only in cycles in which TX_ENAIN is sampled as a 1.
tx_eopin0	1	Input	Transmit LBUS End Of Packet for segment0. This signal is used to indicate the End Of Packet (EOP) when it is sampled as a 1 and is 0 for all other transfers of the packet. This signal is sampled only in cycles in which TX_ENAIN is sampled as a 1.
tx_errin0	1	Input	Transmit LBUS Error for segment0. This signal is used to indicate a packet contains an error when it is sampled as a 1 and is 0 for all other transfers of the packet. This signal is sampled only in cycles in which TX_ENAIN and TX_EOPIN are sampled as 1.
tx_mtyin0	4	Input	Transmit LBUS Empty for segment0. This bus is used to indicate how many bytes of the TX_DATAIN bus are empty or invalid for the last transfer of the current packet. This bus is sampled only in cycles that TX_ENAIN and TX_EOPIN are sampled as 1. When TX_EOPIN and TX_ERRIN are sampled as 1, the value of TX_MTYIN[2:0] is ignored as treated as if it was 000. The other bits of TX_MTYIN are used as usual.
tx_bctlin0	1	Input	Transmit force insertion of Burst Control word for segment0. This input is used to force the insertion of a Burst Control Word. When TX_BCTLIN and TX_ENAIN, are sampled as 1, a Burst Control word is inserted before the data on the TX_DATAIN bus is transmitted even if one is not required to observe the BurstMax parameter. This input is used by external schedulers that wish to reduce bandwidth lost due to observation of the BurstShort parameter. The use of an enhanced scheduling algorithm as described in the Interlaken Protocol Definition 1.2 is required.
tx_datain1	128	Input	Transmit segmented LBUS Data for segment1.
tx_chanin1	11	Input	Transmit LBUS Channel Number for segment1.

Table 5-3: Core XCI Top-level Input and Output Ports (Cont'd)

Name	Size	Direction	Description
tx_enain1	1	Input	Transmit LBUS Enable for segment1.
tx_sopin1	1	Input	Transmit LBUS Start Of Packet for segment1.
tx_eopin1	1	Input	Transmit LBUS End Of Packet for segment1.
tx_errin1	1	Input	Transmit LBUS Error for segment1.
tx_mtyin1	4	Input	Transmit LBUS Empty for segment1.
tx_bctlin1	1	Input	Transmit force insertion of Burst Control word for segment1.
tx_datain2	128	Input	Transmit segmented LBUS Data for segment2
tx_chanin2	11	Input	Transmit LBUS Channel Number for segment2.
tx_enain2	1	Input	Transmit LBUS Enable for segment2.
tx_sopin2	1	Input	Transmit LBUS Enable for segment2.
tx_eopin2	1	Input	Transmit LBUS End Of Packet for segment2.
tx_errin2	1	Input	Transmit LBUS Error for segment2.
tx_mtyin2	4	Input	Transmit LBUS Empty for segment2.
tx_bctlin2	1	Input	Transmit force insertion of Burst Control word for Segment2.
tx_datain3	128	Input	Transmit segmented LBUS Data for segment3.
tx_chanin3	11	Input	Transmit LBUS Channel Number for segment3.
tx_enain3	1	Input	Transmit LBUS Enable for segment3.
tx_sopin3	1	Input	Transmit LBUS Start Of Packet for segment3.
tx_eopin3	1	Input	Transmit LBUS End Of Packet for segment3.
tx_errin3	1	Input	Transmit LBUS Error for segment3.
core_tx_reset	1	Input	Asynchronous reset for the TX circuits. This signal is active-High (1= reset) and must be held High until all of the clocks for the TX path are fully active. These clocks are CORE_CLK, LBUS_CLK, and TX_SERDES_REFCLK. The Interlaken core handles synchronizing the TX_RESET input to the appropriate clock domains within the core.

Table 5-3: Core XCI Top-level Input and Output Ports (Cont'd)

Name	Size	Direction	Description
core_rx_reset	1	Input	Asynchronous reset for the RX circuits. This signal is active-High (1= reset) and must be held High until all of the clocks for the RX path are fully active. These clocks are CORE_CLK, LBUS_CLK and RX_SERDES_CLK[11:0]. The Interlaken core handles synchronizing the RX_RESET input to the appropriate clock domains within the core.
tx_mtyin3	4	Input	Transmit LBUS Empty for segment3.
tx_bctlin3	1	Input	Transmit force insertion of Burst Control word for Segment3.
drp_clk	1	Input	DRP interface clock. When DRP is not used, this can be tied to GND.
core_drp_reset	1	Input	Core DRP reset.
lockedn	1	Input	User output to drive tx_reset and rx_reset of Interlaken.
drp_en	1	Input	DRP enable signal. 0: No read or write operations performed. 1: Enables a read or write operation. For write operations, DRP_WE and DRP_EN should be driven High for one DRP_CLK cycle only.
drp_we	1	Input	DRP write enable. 0: Read operation when DRP_EN is 1. 1: Write operation when DRP_EN is 1. For write operations, DRP_WE and DRP_EN should be driven High for one DRP_CLK cycle only.
drp_addr	10	Input	DRP address bus.
drp_di	16	Input	Data bus for writing configuration data from the FPGA logic resources to the Interlaken core.
drp_do	16	Output	Data bus for reading configuration data from the ILKN to the FPGA logic resources.
usr_tx_reset	1	Output	TX reset output for the user.
usr_rx_reset	1	Output	RX reset output for the user.
drp_rdy	1	Output	Indicates operation is complete for write operations and data is valid for read operations.
core_clk	1	Input	300/412 MHz core clock. The minimum core clock frequency is 300 MHz for 12 x 12.5 Gb/s mode.
lbus_clk	1	Input	Rate-adapting FIFO clock for the user side logic. LBUS signals are synchronized to this clock.
gt_loopback_in	36	Input	GT loopback input signal. See the <i>UltraScale Architecture GTY Transceivers User Guide (UG578)</i> [Ref 4].

Table 5-3: Core XCI Top-level Input and Output Ports (Cont'd)

Name	Size	Direction	Description
gt_eyescanreset	12	Input	For the port description, see the <i>UltraScale Architecture GTY Transceivers User Guide (UG578)</i> . <b>Note:</b> This port is available when <b>Enable Additional GT Control and Status Ports</b> is selected from the <b>GT Selection and Configuration</b> tab.
gt_rxdfelpmreset	12	Input	For the port description, see the <i>UltraScale Architecture GTY Transceivers User Guide (UG578)</i> . <b>Note:</b> This port is available when <b>Enable Additional GT Control and Status Ports</b> is selected from the <b>GT Selection and Configuration</b> tab.
gt_rxlpmen	12	Input	For the port description, see the <i>UltraScale Architecture GTY Transceivers User Guide (UG578)</i> . <b>Note:</b> This port is available when <b>Enable Additional GT Control and Status Ports</b> is selected from the <b>GT Selection and Configuration</b> tab. Port width: 10-bit for CAUI10 or Run time Selectable case and 4-bit width for CAUI4 mode)
gt_rxprbscntreset	12	Input	For the port description, see the <i>UltraScale Architecture GTY Transceivers User Guide (UG578)</i> . <b>Note:</b> This port is available when <b>Enable Additional GT Control and Status Ports</b> is selected from the <b>GT Selection and Configuration</b> tab. Port width: 10-bit for CAUI10 or Run time Selectable case and 4-bit width for CAUI4 mode)
gt_rxprbserr	12	Output	For the port description, see the <i>UltraScale Architecture GTY Transceivers User Guide (UG578)</i> . <b>Note:</b> This port is available when <b>Enable Additional GT Control and Status Ports</b> is selected from the <b>GT Selection and Configuration</b> tab.
gt_rxprbssel	48	Input	Refer GT user guide for the port description. <b>Note:</b> This port is available when <b>Enable Additional GT Control and Status Ports</b> is selected from the <b>GT Selection and Configuration</b> tab.
gt_rxresetdone	12	Output	For the port description, see the <i>UltraScale Architecture GTY Transceivers User Guide (UG578)</i> . <b>Note:</b> This port is available when <b>Enable Additional GT Control and Status Ports</b> is selected from the <b>GT Selection and Configuration</b> tab.
gt_txprbssel	48	Input	For the port description, see the <i>UltraScale Architecture GTY Transceivers User Guide (UG578)</i> . <b>Note:</b> This port is available when <b>Enable Additional GT Control and Status Ports</b> is selected from the <b>GT Selection and Configuration</b> tab.



Table 5-3: Core XCI Top-level Input and Output Ports (Cont'd)

Name	Size	Direction	Description
gt_txresetdone	12	Output	For the port description, see the <i>UltraScale Architecture GTY Transceivers User Guide (UG578)</i> . <b>Note:</b> This port is available when <b>Enable Additional GT Control and Status Ports</b> is selected from the <b>GT Selection and Configuration</b> tab.
gt_rxbufstatus	36	Output	For the port description, see the <i>UltraScale Architecture GTY Transceivers User Guide (UG578)</i> . <b>Note:</b> This port is available when <b>Enable Additional GT Control and Status Ports</b> is selected from the <b>GT Selection and Configuration</b> tab.
gt_drpclk	1	Input	DRP interface clock.
gt0_drpdo	16	Output	Data bus for reading configuration data from the GT transceiver to the FPGA logic resources.
gt0_drprdy	1	Output	Indicates operation is complete for write operations and data is valid for read operations.
gt0_drpen	1	Input	DRP enable signal. 0: No read or write operation performed. 1: Enables a read or write operation. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
gt0_drpwe	1	Input	DRP write enable. 0: Read operation when DRPEN is 1. 1: Write operation when DRPEN is 1. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
gt0_drpaddr	10	Input	DRP address bus.
gt0_drpdi	16	Input	Data bus for writing configuration data from the FPGA logic resources to the transceiver.
gt1_drpdo	16	Output	Data bus for reading configuration data from the GT transceiver to the FPGA logic resources.
gt1_drprdy	1	Output	Indicates operation is complete for write operations and data is valid for read operations.
gt1_drpen	1	Input	DRP enable signal. 0: No read or write operation performed. 1: Enables a read or write operation. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
gt1_drpwe	1	Input	DRP write enable. 0: Read operation when DRPEN is 1. 1: Write operation when DRPEN is 1. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.

Table 5-3: Core XCI Top-level Input and Output Ports (Cont'd)

Name	Size	Direction	Description
gt1_drpaddr	10	Input	DRP address bus.
gt1_drpdi	16	Input	Data bus for writing configuration data from the FPGA logic resources to the transceiver.
gt2_drpdo	16	Output	Data bus for reading configuration data from the GT transceiver to the FPGA logic resources.
gt2_drprdy	1	Output	Indicates operation is complete for write operations and data is valid for read operations.
gt2_drpen	1	Input	DRP enable signal. 0: No read or write operation performed. 1: Enables a read or write operation. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
gt2_drpwe	1	Input	DRP write enable. 0: Read operation when DRPEN is 1. 1: Write operation when DRPEN is 1. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
gt2_drpaddr	10	Input	DRP address bus.
gt2_drpdi	16	Input	Data bus for writing configuration data from the FPGA logic resources to the transceiver.
gt3_drpdo	16	Output	Data bus for reading configuration data from the GT transceiver to the FPGA logic resources.
gt3_drprdy	1	Output	Indicates operation is complete for write operations and data is valid for read operations.
gt3_drpen	1	Input	DRP enable signal. 0: No read or write operation performed. 1: Enables a read or write operation. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
gt3_drpwe	1	Input	DRP write enable. 0: Read operation when DRPEN is 1. 1: Write operation when DRPEN is 1. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
gt3_drpaddr	10	Input	DRP address bus.
gt3_drpdi	16	Input	Data bus for writing configuration data from the FPGA logic resources to the transceiver.
gt4_drpdo	16	Output	Data bus for reading configuration data from the GT transceiver to the FPGA logic resources.

Table 5-3: Core XCI Top-level Input and Output Ports (Cont'd)

Name	Size	Direction	Description
gt4_drprdy	1	Output	Indicates operation is complete for write operations and data is valid for read operations.
gt4_drpen	1	Input	DRP enable signal. 0: No read or write operation performed. 1: Enables a read or write operation. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
gt4_drpwe	1	Input	DRP write enable. 0: Read operation when DRPEN is 1. 1: Write operation when DRPEN is 1. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
gt4_drpaddr	10	Input	DRP address bus.
gt4_drpdi	16	Input	Data bus for writing configuration data from the FPGA logic resources to the transceiver.
gt5_drpdo	16	Output	Data bus for reading configuration data from the GT transceiver to the FPGA logic resources.
gt5_drprdy	1	Output	Indicates operation is complete for write operations and data is valid for read operations.
gt5_drpen	1	Input	DRP enable signal. 0: No read or write operation performed. 1: Enables a read or write operation. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
gt5_drpwe	1	Input	DRP write enable. 0: Read operation when DRPEN is 1. 1: Write operation when DRPEN is 1. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
gt5_drpaddr	10	Input	DRP address bus.
gt5_drpdi	16	Input	Data bus for writing configuration data from the FPGA logic resources to the transceiver.
gt6_drpdo	16	Output	Data bus for reading configuration data from the GT transceiver to the FPGA logic resources.
gt6_drprdy	1	Output	Indicates operation is complete for write operations and data is valid for read operations.
gt6_drpen	1	Input	DRP enable signal. 0: No read or write operation performed. 1: Enables a read or write operation. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.

Table 5-3: Core XCI Top-level Input and Output Ports (Cont'd)

Name	Size	Direction	Description
gt6_drpwe	1	Input	DRP write enable. 0: Read operation when DRPEN is 1. 1: Write operation when DRPEN is 1. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
gt6_drpaddr	10	Input	DRP address bus.
gt6_drpdi	16	Input	Data bus for writing configuration data from the FPGA logic resources to the transceiver.
gt7_drpdo	16	Output	Data bus for reading configuration data from the GT transceiver to the FPGA logic resources.
gt7_drprdy	1	Output	Indicates operation is complete for write operations and data is valid for read operations.
gt7_drpen	1	Input	DRP enable signal. 0: No read or write operation performed. 1: Enables a read or write operation. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
gt7_drpwe	1	Input	DRP write enable. 0: Read operation when DRPEN is 1. 1: Write operation when DRPEN is 1. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
gt7_drpaddr	10	Input	DRP address bus.
gt7_drpdi	16	Input	Data bus for writing configuration data from the FPGA logic resources to the transceiver.
gt8_drpdo	16	Output	Data bus for reading configuration data from the GT transceiver to the FPGA logic resources.
gt8_drprdy	1	Output	Indicates operation is complete for write operations and data is valid for read operations.
gt8_drpen	1	Input	DRP enable signal. 0: No read or write operation performed. 1: Enables a read or write operation. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
gt8_drpwe	1	Input	DRP write enable. 0: Read operation when DRPEN is 1. 1: Write operation when DRPEN is 1. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
gt8_drpaddr	10	Input	DRP address bus.

Table 5-3: Core XCI Top-level Input and Output Ports (Cont'd)

Name	Size	Direction	Description
gt8_drpdi	16	Input	Data bus for writing configuration data from the FPGA logic resources to the transceiver.
gt9_drpdo	16	Output	Data bus for reading configuration data from the GT transceiver to the FPGA logic resources.
gt9_drprdy	1	Output	Indicates operation is complete for write operations and data is valid for read operations.
gt9_drpen	1	Input	DRP enable signal. 0: No read or write operation performed. 1: Enables a read or write operation. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
gt9_drpwe	1	Input	DRP write enable. 0: Read operation when DRPEN is 1. 1: Write operation when DRPEN is 1. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
gt9_drpaddr	10	Input	DRP address bus.
gt9_drpdi	16	Input	Data bus for writing configuration data from the FPGA logic resources to the transceiver.
gt10_drpdo	16	Output	Data bus for reading configuration data from the GT transceiver to the FPGA logic resources.
gt10_drprdy	1	Output	Indicates operation is complete for write operations and data is valid for read operations.
gt10_drpen	1	Input	DRP enable signal. 0: No read or write operation performed. 1: Enables a read or write operation. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
gt10_drpwe	1	Input	DRP write enable. 0: Read operation when DRPEN is 1. 1: Write operation when DRPEN is 1. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
gt10_drpaddr	10	Input	DRP address bus.
gt10_drpdi	16	Input	Data bus for writing configuration data from the FPGA logic resources to the transceiver.
gt11_drpdo	16	Input	Data bus for reading configuration data from the GT transceiver to the FPGA logic resources.
gt11_drprdy	1	Output	Indicates operation is complete for write operations and data is valid for read operations.

Table 5-3: Core XCI Top-level Input and Output Ports (Cont'd)

Name	Size	Direction	Description
gt11_drpen	1	Input	DRP enable signal. 0: No read or write operation performed. 1: Enables a read or write operation. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
gt11_drpwe	1	Input	DRP write enable. 0: Read operation when DRPEN is 1. 1: Write operation when DRPEN is 1. For write operations, DRPWE and DRPEN should be driven High for one DRPCLK cycle only.
gt11_drpaddr	10	Input	DRP address bus.
gt11_drpdi	16	Input	Data bus for writing configuration data from the FPGA logic resources to the transceiver.
gt_eyesctrigger	12	Input	Causes a trigger event.
gt_rxcdrhold	12	Input	Hold the CDR control loop frozen.
gt_rxpolarity	12	Input	The RXPOLARITY port can invert the polarity of incoming data: 0: Not inverted. RXP is positive and RXN is negative. 1: Inverted. RXP is negative and RXN is positive.
gt_rxrate	36	Input	Dynamic pins to automatically change effective PLL dividers in the GTH transceiver RX. These ports are used for PCI Express® and other standards. 000: Use RXOUT_DIV attributes 001: Divide by 1 010: Divide by 2 011: Divide by 4 100: Divide by 8 101: Divide by 16 110: Divide by 1 111: Divide by 1 RXBUF_RESET_ON_RATE_CHANGE attribute enables optional automatic reset.

Table 5-3: Core XCI Top-level Input and Output Ports (Cont'd)

Name	Size	Direction	Description	
gt_txdiffctrl	48	Input	Driver Swing Control. The default is user specified. All listed values are in mVPPD. <b>Note:</b> The peak-to-peak differential voltage is defined when TXPOSTCURSOR = 5'b00000 and TXPRECURSOR = 5'b00000.	
			<b>[3:0]</b>	<b>mVPPD</b>
			4'b0000	269
			4'b0001	336
			4'b0010	407
			4'b0011	474
			4'b0100	543
			4'b0101	609
			4'b0110	677
			4'b0111	741
			4'b1000	807
			4'b1001	866
			4'b1010	924
			4'b1011	973
			4'b1100	1018
4'b1101	1056			
4'b1110	1092			
4'b1111	1119			
gt_txpolarity	12	Input	The TXPOLARITY port is used to invert the polarity of outgoing data. 0: Not inverted. TXP is positive, and TXN is negative. 1: Inverted. TXP is negative, and TXN is positive.	
gt_txpostcursor	60	Input	Transmitter post-cursor TX pre-emphasis control. The default is user specified. All listed values (dB) are typical. <b>Note:</b> The TXPOSTCURSOR values are defined when the TXPRECURSOR = 5'b00000. Emphasis = $20\log_{10}(V_{high}/V_{low}) =  20\log_{10}(V_{low}/V_{high}) $	
gt_txprbsforceerr	12	Input	When this port is driven High, errors are forced in the PRBS transmitter. While this port is asserted, the output data pattern contains errors. When TXPRBSSEL is set to 4'b0000, this port does not affect TXDATA.	

Table 5-3: Core XCI Top-level Input and Output Ports (Cont'd)

Name	Size	Direction	Description
gt_txprecursor	60	Input	Transmitter pre-cursor TX pre-emphasis control. The default is user specified. All listed values (dB) are typical. <b>Note:</b> The TXPRECURSOR values are defined when the TXPOSTCURSOR = 5'b00000. Emphasis = $20\log_{10}(V_{high}/V_{low}) =  20\log_{10}(V_{low}/V_{high}) $
gt_eyes candataerror	12	Output	Asserts high for one REC_CLK cycle when an (unmasked) error occurs while in the COUNT or ARMED state
gt_txbufstatus	24	Output	TXBUFSTATUS provides status for the TX Buffer or the TX asynchronous gearbox. When using the TX asynchronous gearbox, the port status is as follows. Bit 1: 0: No TX asynchronous gearbox FIFO overflow. 1: TX asynchronous gearbox FIFO overflow. Bit 0: 0: No TX asynchronous gearbox FIFO underflow. 1: TX asynchronous gearbox FIFO underflow. After the port is set High, it remains High until the TX asynchronous gearbox is reset.
ctl_tx_fc_stat	256	Input	TX In-Band Flow Control Input. These signals are used to set the status for each calendar position in the in-band-flow control mechanism (see the Interlaken Protocol specification [Ref 1]). A value of 1 means XON, a value of 0 means XOFF. These bits are transmitted in the Interlaken Control Word bits [55:40]. Each bit of CTL_TX_FC_STAT represents an entry in the flow control calendar with a length of 256 entries. When bit 56 of a Control Word is a value of 1, the first 16 calendar entries are output on bits 55-40. Specifically, Bit 55 of the first Control Word reflects the state of CTL_TX_FC_STAT[0], bit 54 reflects the state of CTL_TX_FC_STAT[1], bit 53 reflects the state of CTL_TX_FC_STAT[2], etc. as explained in the example in section 5.3.4.1 of Interlaken spec 1.1. Subsequent Control Words contain the next 16 calendar entries and so forth. This input must be synchronous with LBUS_CLK.
stat_tx_underflow_err	1	Output	TX Underflow. This signal indicates if the LBUS interface is being clocked too slowly to properly fill the link with data. In normal operation, this signal is always sampled as 0. If this signal is sampled as 1, the clocks are not set to proper frequencies and must be fixed.



Table 5-3: Core XCI Top-level Input and Output Ports (Cont'd)

Name	Size	Direction	Description
stat_tx_burst_err	1	Output	TX BurstShort Error. When this signal is a value of 1, a burst (that is, a sequence of Data Words between two Control Words) was shorter than the value specified by CTL_TX_BURSTSHORT. This signal is only asserted if the final Control Word did not contain an EOP. This signal is provided to identify a poor scheduler design that results in reduced LBUS transaction errors. The TX core must be reset if this signal is asserted.
stat_tx_overflow_err	1	Output	TX Overflow. This output should never be asserted and indicates a critical failure. The core needs to be reset. This output is synchronous with the LBUS_CLK.
stat_rx_diagword_lanestat	12	Output	Lane Status messaging outputs. This bus reflects the most recent value in bit 33 of the Diagnostic Word received on the respective lane. These bits should only be considered valid if the respective bit in STAT_RX_CRC32_VALID is a value of 1. See Appendix A in the Interlaken Revision 1.2 specification.
stat_rx_diagword_intfstat	12	Output	Lane Status messaging outputs. This bus reflects the most recent value in bit 32 of the Diagnostic Word received on the respective lane. These bits should only be considered valid if the respective bit in STAT_RX_CRC32_VALID is a value of 1. See Appendix A in the Interlaken Revision 1.2 specification.
stat_rx_crc32_valid	12	Output	Diagnostic Word CRC32 Valid. This bus reflects the validity of the CRC32 in the most recently received Diagnostic Word for the respective lane. A value of 1 indicated the CRC32 was valid and a value of 0 indicated the CRC32 was invalid. See section 5.4.6 of the Interlaken Revision 1.2 specification.
stat_rx_crc32_err	12	Output	Diagnostic Word CRC32 Error/Invalid. This bus provides indication of an invalid CRC32 in the Diagnostic Word for the respective lane. These signals are asserted with a value of 1 for one LBUS clock cycle each time an error is detected.

Table 5-3: Core XCI Top-level Input and Output Ports (Cont'd)

Name	Size	Direction	Description
stat_rx_fc_stat	256	Output	<p>RX Flow control Outputs. These signals indicate the flow control status for all of the calendar positions of the received data. A value of 1 means XON, a value of 0 means XOFF.</p> <p>These outputs reflect the information contained in bits 55-40 of the Control Words received by the RX. Only 256 In-Band flow control bits are supported. If a longer calendar is received, latter bits are ignored and are never output. If a shorter calendar is received, the bits of STAT_RX_FC_STAT that were not updated maintain their previous state. Each bit of STAT_RX_FC_STAT represents a received flow control calendar entry.</p> <p>STAT_RX_FC_STAT[0] is the first received calendar entry, STAT_RX_FC_STAT[1] is the second received calendar entry, STAT_RX_FC_STAT[2] is the third received calendar entry, etc. as explained in the example in section 5.3.4.1 Interlaken spec 1.2. Whenever a CRC24 or a loss of lane alignment occurs, all bits of STAT_RX_FC_STAT are set to a value of 0. This output is synchronous with the LBUS_CLK.</p>
stat_rx_mubits	8	Output	<p>RX Multiple-Use Control Bits. This bus contains the "Multi-Use" field of the Interlaken Control (see the Interlaken Protocol specification). The value of the bus are bits[31:24] of the most recently received Interlaken Control Word.</p>
stat_rx_mubits_updated	1	Output	<p>RX Multiple-Use/General Purpose Control Bits Updated. This output indicates that STAT_RX_MUBITS has been updated and is asserted for one clock cycle.</p>
stat_rx_word_sync	12	Output	<p>64B/67B Word Boundary Locked. These signals indicate whether a lane is 64B/67B word boundary locked. A 64B/67B word boundary lock occurs if a lane detects 64 consecutive valid framing patterns on bits[65:64] as per the Interlaken Specification 1.2 Section 5.4.2. These signals are independent of both the Meta Frame Synchronization Word and Scrambler State Control Word. A value of 1 indicates the corresponding lane has achieved 64B/67B word boundary lock.</p>
stat_rx_synced	12	Output	<p>Word Boundary Synchronized. These signals indicate whether a lane is word boundary synchronized. A value of 1 indicates the corresponding lane has achieved word boundary synchronization as follows:</p> <ul style="list-style-type: none"> <li>a) 64B/67B Word Boundary Locked,</li> <li>b) Correctly receiving the Meta Frame Synchronization Word, and</li> <li>c) Correctly receiving the Scrambler State Control Word as described in sections 5.4.2, 5.4.3, and 5.4.4 of Interlaken spec 1.1.</li> </ul> <p>This output is synchronous with LBUS_CLK.</p>

Table 5-3: Core XCI Top-level Input and Output Ports (Cont'd)

Name	Size	Direction	Description
stat_rx_synced_err	12	Output	Word Boundary Synchronization Error. These signals indicate whether an error occurred during word boundary synchronization in the respective lane. A value of 1 indicates the corresponding lane had a word boundary synchronization error.
stat_rx_framing_err	12	Output	Framing Error. These signals indicate that an illegal framing pattern was detected in the respective lane. A value of 1 indicates an error occurred.
stat_rx_bad_type_err	12	Output	Unexpected or Illegal Meta Frame Control Word Block Type. These signals indicate an unexpected or illegal Meta Frame Control Word Block Type was detected. These signals can be used to collect the statistic "RX_Bad_Control_Error" as described in Table 5-9 of the Interlaken specification. A value of 1 indicates an error in the corresponding lane.
stat_rx_mf_err	12	Output	Meta Frame Synchronization Word Error. These signals indicate that an incorrectly formed Meta Frame Synchronization Word was detected in the respective lane. A value of 1 indicates an error occurred.
stat_rx_descram_err	12	Output	Scrambler State Control Word Error. These signals indicate a mismatch between the received Scrambler State Word and the expected value. A value of 1 indicates an error in the corresponding lane.
stat_rx_mf_len_err	12	Output	Meta Frame Length Error. These signals indicate whether a Meta Frame length mismatch occurred in the respective lane. A value of 1 indicates the corresponding lane is receiving Meta Frame of wrong length.
stat_rx_mf_repeat_err	12	Output	Meta Frame Consecutive Error. These signals indicate whether consecutive Meta Frame errors occurred in the respective lane. A value of 1 indicates an error in the corresponding lane.
stat_rx_aligned	1	Output	All Lanes Aligned/De-Skewed. This signal indicates whether or not all lanes are aligned and de-skewed. A value of 1 indicates all lanes are aligned and de-skewed. When this signal is a 1, the RX path is aligned and can receive packet data.
stat_rx_misaligned	1	Output	Alignment Error. This signal indicates that the lane aligner did not receive the expected Meta Frame Synchronization Word across all (active) lanes. This signal can be used to collect the statistic "RX_Alignment_Error" as described in Table 5-9 of the Interlaken specification. This signal is not asserted until the Meta Frame Synchronization Word has been received at least once across all lanes. A value of 1 indicates the error occurred.
stat_rx_aligned_err	1	Output	Loss of Lane Alignment/De-Skew. This signal indicates an error occurred during lane alignment or lane alignment was lost. A value of 1 indicates an error occurred.

Table 5-3: Core XCI Top-level Input and Output Ports (Cont'd)

Name	Size	Direction	Description
stat_rx_crc24_err	1	Output	Control Word CRC24 Error. This signal indicates whether or not a mismatch occurred between the received and the expected CRC24 value. A value of 1 indicates a mismatch occurred.
stat_rx_msop_err	1	Output	Missing Start-of-Packet (SOP) Error. This signal indicates that a Missing Start-of-Packet was detected (and corrected).
stat_rx_meop_err	1	Output	Missing End-of-Packet (EOP) Error. This signal indicates that a Missing End-of-Packet was detected (and corrected).
stat_rx_overflow_err	1	Output	RX FIFO Overflow Error. This signal indicates if the LBUS interface is being clocked too slowly to properly receive the data being transmitted across the link. A value of 1 indicates an error occurred. In normal operation, this signal is always sampled as 0. If this signal is sampled as 1, the clocks are not set to proper frequencies and must be fixed.
stat_rx_burstmax_err	1	Output	Interlaken RX BurstMax. This bus set the BurstMax parameter for the RX as follows: 0x0 = 64 bytes 0x1 = 128 bytes 0x2 = 192 bytes 0x3 = 256 bytes These inputs are only used in conjunction with STAT_RX_BURSTMAX_ERR.
stat_rx_burst_err	1	Output	Burst Error. This signal indicates that a BurstShort or a burst length error was detected.

**Note:** AXI 4-Lite interface ports are visible only when you select **Include AXI4-Lite Control and Statistics Interface** option from **General** tab. For the AXI4-Lite interface port list and description, see [AXI4-Lite User Interface Ports](#).

## Modes of Operation

Three modes of operations are supported for this example design which are:

- Duplex Mode
- Simplex TX Mode
- Simplex RX Mode



**IMPORTANT:** *Simplex TX mode and Simplex RX mode are not supported in this release.*

### Duplex Mode

In this mode of operation both Interlaken transmitter and receiver are active and loopback is provided at the GT output interface, that is, output is fed back as input. Packet generation and monitor are also active in this mode.

To enable this mode of operation, select **Duplex mode** from the parameters. [Figure 5-3](#) shows the duplex mode of operation.




Figure 5-3: Duplex Mode of Operation

### Simplex TX Mode

In this mode of operation only the Interlaken transmitter is enabled as shown in the diagram. Also, only packet generator is enabled for the generation of packets.

To enable this mode of operation, select **Simplex TX mode** from the parameters. [Figure 5-4](#) shows the Simplex TX mode of operation.




Figure 5-4: Simplex TX Mode of Operation


### Simplex TX Mode Simulation

As shown in Figure 5-4, only the ILKN Transmitter is enabled and packet generator enabled for the generation of packets in this mode of operation. For simulation, a partner test bench is instantiated to perform the functionality of the ILKN Receiver. This partner test bench has an ILKN receiver and a packet monitor to verify the received data form the generator.

Example design Packet generator supports both packet mode and burst mode in Simplex TX. However, you must change the DATA\_FLOW\_MODE parameter value in `interlaken*_segmented_lbus_pkt_gen.v` according to the Receiver mode (e.g., packet or burst). For example:

- if Simplex RX is configured as packet mode, set DATA\_FLOW\_MODE to 1, or
- if Simplex RX is configured as burst mode, set DATA\_FLOW\_MODE to 0.

Figure 5-5 shows the Simplex TX mode for simulation block diagram.




X14668-092815

Figure 5-5: Simplex TX Mode Simulation Block Diagram

## Simplex RX Mode

In this mode of operation only the Interlaken receiver is enabled as shown in Figure 5-6. Also only the packet monitor is enabled for the reception of packets.

To enable this mode of operation, select **Simplex RX mode** from the Vivado IDE parameters. Figure 5-6 shows the Simplex RX mode of operation.



X14012-092815

Figure 5-6: Simplex RX Mode of Operation

### Simplex RX Mode Simulation

As shown in Figure 5-6, only the ILKN Receiver is enabled and packet monitor enabled to verify the received data in this mode of operation. For simulation, a partner test bench is instantiated to perform the functionality of the ILKN Transmitter. This partner test bench will have an ILKN Transmitter and a packet generator to generate the test data.

Packet generator supports both packet mode and burst mode in Simplex RX. However, you must change the DATA\_FLOW\_MODE parameter value in the `interlaken*_segmented_lbus_pkt_gen.v` file according to the Receiver mode (e.g., packet or burst). For example:

- if Simplex RX is configured as packet mode, set DATA\_FLOW\_MODE as 1, or
- if Simplex RX is configured as burst mode, set DATA\_FLOW\_MODE as 0.

Figure 5-7 shows the Simplex RX mode for simulation block diagram.




Figure 5-7: Simplex RX Mode Simulation Block Diagram

X14669-092815



## Transaction Flow

This section describes the flow of data between `interlaken_0_pkt_gen_mon` and `interlaken_0` and various state transitions that happens within `interlaken_0_pkt_gen` and `interlaken_0_pkt_mon`.

### Packet Generation

As mentioned earlier `interlaken_0_pkt_gen` is responsible for the generation of packets. Typically packet generator waits for the GT to get locked and Interlaken RX to get aligned. After alignment, the packet generator generates a predefined number of packets. The finite state machine (FSM) description of each state follows, and the state transition that occurs during this process is shown in [Figure 5-8](#).

- **TOP\_IDLE\_STATE:** By default the controller will be in this state. When `reset_done` signal becomes active-High, it moves to `GT_LOCK_STATE`.
- **GT\_LOCK\_STATE:** Sets:
  - `ctl_tx_enable = 1'b0`
  - `ctl_tx_mubits = 8'd0`
  - `ctl_tx_diagword_lanestat = 12'hFFF`
  - `ctl_tx_diagword_intfstat = 1'b1`
  - `init_done = 1'b0`
  - and moves to `WAIT_RX_ALIGN_STATE`.
- **WAIT\_RX\_ALIGN\_STATE:** Waits for the Interlaken core `stat_rx_aligned` or `simplex_mode_rx_aligned` in simplex TX mode, which indicates that the ILKN RX core is aligned. After that, FSM moves to `ENABLE_PKT_TRANS_STATE` state.
- **ENABLE\_PKT\_TRANS\_STATE:** Set the `ctl_tx_enable=1'b1` and moves to `PKT_TX_INIT_STATE`.
- **PKT\_TX\_INIT\_STATE:** Initialize all signals to start LBUS packet generation. When `init_done` and `tx_rdyout` is set, move to `TRANSMIT_STATE_0`.
- **TRANSMIT\_STATE\_0:** Checks for the number of packets to be generated, and generates predefined size of LBUS packets.
  - Moves to `TRANSMIT_STATE_1` after sending respective SOP and EOP, and other LBUS control signals using the `send_packet` function.
  - After sending all the packets, the FSM moves to the `DONE_STATE`.
  - During transmission of the packets if `ready = 0`, the FSM controller moves to `HOLD_STATE`.

- **TRANSMIT\_STATE\_1:** Sends remaining LBUS packet.
  - Once pkt\_end reached, FSM moves to TRANSMIT\_STATE\_0 to end the current LBUS packet and start new packet
  - During transmission of the packets if ready = 0, FSM controller moves to HOLD\_STATE.
- **DONE\_STATE:** Sets tx\_done\_int = 1'b1 and moves to PKT\_RESTART\_STATE.
- **HOLD\_STATE:** if ready = 1, the FSM controller moves to TRANSMIT\_STATE\_0 or TRANSMIT\_STATE\_1 depending on which state it came from.
- **PKT\_RESTART\_STATE:** Sets gen\_busy=0 and moves to TOP\_IDLE\_STATE.




Figure 5-8: State Transition Diagram for Packet Generator

In the Simple TX mode of operation because RX alignment information is not available, the state machine waits for you to input `simplex_mode_rx_aligned`. After you assert this input, the packet transmission starts.

## Packet Reception

The `interlaken_0_pkt_mon` is responsible for the reception of packets. Typically the packet monitor waits for the GT to get locked and the Interlaken RX to get aligned. After this is done the packet monitor receives a predefined number of packets. The FSM description of each state follows, and the state transition that occurs during this process is shown in [Figure 5-8](#).

- **TOP\_IDLE\_STATE:** By default the FSM is in IDLE state. When the `reset_done` signal becomes active-high, the FSM moves to `GT_LOCK_STATE`.
- **GT\_LOCK\_STATE:** Sets the `mon_gt_locked=1` and `rx_busy=1`, and moves to `WAIT_RX_ALIGN_STATE`.
- **WAIT\_RX\_ALIGN\_STATE:** Wait for the `rx_aligned=1`, which indicates the ILKN RX core is aligned, then the FSM moves to `ENABLE_PKT_RECV_STATE`.
- **ENABLE\_PKT\_RECV\_STATE:** Sets the `enable=1` and moves to `PKT_RX_INIT_STATE`.
- **PKT\_RX\_INIT\_STATE:** Initializes all signals related to LBUS packet reception, and the FSM moves to `RECEIVE_STATE`
- **RECEIVE\_STATE:** Receives the LBUS packets and compares them with the expected packets. If there is any mismatch, sets the respective error signal.

Data mismatch error signal for segment 0: `error_rx_data_1`.

Data mismatch error signal for segment 1: `error_rx_data_2`.

Data mismatch error signal for segment 2: `error_rx_data_3`.

Data mismatch error signal for segment 3: `error_rx_data_4`.

Channel mismatch error signal for segment 0: `error_rx_channel_1`.

Channel mismatch error signal for segment 1: `error_rx_channel_2`.

Channel mismatch error signal for segment 2: `error_rx_channel_3`.

Channel mismatch error signal for segment 3: `error_rx_channel_4`.

mtv mismatch error signal: `error_rx_mtv`.

Any assertion of above mentioned error signal will set `rx_error_int = 1` and this flag is de-asserted only on reset. After receiving all the packets, the FSM moves to `DONE_STATE`.

- **DONE\_STATE:** Sets `rx_done_int = 1`, and moves to `PKT_RECV_MODE_STATE`.
- **PKT\_RECV\_MODE\_STATE:** Sets `mon_rx_done = 1` and `mon_rx_failed` to 0 or 1, depending on the `rx_error_int` signal, and moves to `PKT_RESTART_STATE`.
- **PKT\_RESTART\_STATE:** Resets all the signals related to LBUS packet monitor, and resets the `rx_busy=0`. Waits for the `rx_restart_3d=1`, and moves to the `TOP_IDLE_STATE`.





Figure 5-9: State Transition Diagram for Packet Monitor

## Shared Logic Implementation

Shared logic includes the GT common module which can be present as part of the core or in the example design.

By default shared logic is present inside the core. If you want to instantiate shared logic in the example design, you must select the **Include Shared logic in example design** parameter in the Vivado IDE. **Figure 5-10** shows the implementation when shared logic is instantiated in the Example design.



X14609-092815

**Figure 5-10: Example Design Hierarchy with Shared Logic Implementation**

---

## CORE DRP Operation

1. Make `core_drp_reset` signal HIGH.
  2. Perform the DRP write / read operation.
  3. After the DRP operation, make the `core_drp_reset` signal LOW.
  4. Wait for core alignment.
- 


## AXI4-Lite Interface Implementation

If you want to instantiate AXI4-Lite interface to access the control and status registers of the ILKN core, they have to tick mark the Include **AXI4-Lite Control and Statistics Interface** check box in the **General** tab. It enables `ilkn_0_axi4_lite_if_wrapper` module (that contains `ilkn_0_axi4_lite_reg_map` along with the `ilkn_0_axi4_lite_slave_2_ipif` module) in the `ilkn_0_wrapper`. The user interface logic (`ilkn_0_axi4_lite_user_if`) used for accessing the registers (control, status and statistics) is present in `ilkn_0_pkt_gen_mon` module.

This mode enables the following features:

- **Configure all the CTL ports of the core through AXI4-Lite interface.** This operation is performed by writing to a set of address locations with the required data to the register map interface. The address location with the configuration register list is found in [Table 5-6](#).
- **Access all the status and statistics registers from the core through AXI4-Lite interface.** This is performed by reading the address locations for the status and statistics registers through register map. [Table 5-7](#) shows the address with the corresponding register descriptions.

The following diagram shows the implementation when the **Include AXI4-Lite Control and Statistics Interface** option is selected.



X15027-092815


Figure 5-12: Example Design Hierarchy with AXI4-Lite Interface

## AXI4-Lite Interface User Logic

The following sections provide the AXI4-Lite interface state machine control and ports.

### User State Machine

The read and write through the AXI4-Lite slave module interface is controlled by a state machine as shown in Figure 5-13.



X15024-092815

Figure 5-14: State Machine for AXI4-Lite Interface

The functional description of each state is as follows:

- **IDLE\_STATE:** By default the FSM is in IDLE\_STATE. When the `user_read_req` signal becomes High, then the state moves to READ\_STATE. Otherwise, when the `user_write_req` signal is High, it moves to WRITE\_STATE.
- **WRITE\_STATE:** The user logic provide `S_AXI_AWVALID`, `S_AXI_AWADDR`, `S_AXI_WVALID`, `S_AXI_WDATA` and `S_AXI_WSTRB` in this state to write to the register map through the AXI4-Lite interface. When `S_AXI_BVALID` and `S_AXI_BREADY` from the AXI slave are High, then the state moves to ACK\_STATE. If there is any write operation happens in any illegal addresses, the `S_AXI_BRESP[1:0]` indicates `2'b10` that asserts the write error signal to the user logic.
- **READ\_STATE:** The user logic provides `S_AXI_ARVALID` and `S_AXI_ARADDR` in this state to read from the register map through AXI4-Lite interface. When `S_AXI_RVALID` and `S_AXI_RREADY` are High, then the state moves to ACK\_STATE. If there is any read operation happens from any illegal addresses, the `S_AXI_RRESP[1:0]` indicates `2'b10` that asserts the read error signal to the user logic.
- **ACK\_STATE:** The state moves to IDLE\_STATE.



## AXI4-Lite User Interface Ports

The interface ports are listed and described in [Figure 5-4](#).

**Table 5-4: User Input / Output ports for the AXI4-Lite Interface**

Name	Size	Direction	Description
S_AXI_ACLK	1	Input	AXI clock signal.
S_AXI_SRESET	1	Input	AXI active-High synchronous reset.
S_AXI_AWADDR	32	Input	AXI write address.
S_AXI_AWVALID	1	Input	AXI write address valid.
S_AXI_AWREADY	1	Output	AXI write address ready.
S_AXI_WDATA	32	Input	AXI write data.
S_AXI_WSTRB	4	Input	AXI write strobe. This signal indicates which byte lanes hold valid data.
S_AXI_WVALID	1	Input	AXI write data valid. This signal indicates that valid write data and strobes are available.
S_AXI_WREADY	1	Output	AXI write data ready.
S_AXI_BRESP	2	Output	AXI write response. This signal indicates the status of the write transaction. 'b00 = OKAY 'b01 = EXOKAY 'b10 = SLVERR 'b11 = DECERR
S_AXI_BVALID	1	Output	AXI write response valid. This signal indicates that the channel is signaling a valid write response.
S_AXI_BREADY	1	Input	AXI write response ready.
S_AXI_ARADDR	32	Input	AXI read address.
S_AXI_ARVALID	1	Input	AXI read address valid.
S_AXI_ARREADY	1	Output	AXI read address ready.
S_AXI_RDATA	32	Output	AXI read data issued by slave.
S_AXI_RRESP	2	Output	AXI read response. This signal indicates the status of the read transfer. 'b00 = OKAY 'b01 = EXOKAY 'b10 = SLVERR 'b11 = DECERR


Table 5-4: User Input / Output ports for the AXI4-Lite Interface (Cont'd)

Name	Size	Direction	Description
S_AXI_RVALID	1	Output	AXI read data valid.
S_AXI_RREADY	1	Input	AXI read ready. This signal indicates the user/master can accept the read data and response information.

### User Side AXI4-Lite Write / Read Transactions


The timing diagram waveforms for the AXI4-Lite interface are shown as follows:

- Valid Write transactions (Figure 5-15)
- Invalid Write transactions (Figure 5-16)
- Valid Read transactions (Figure 5-17)
- Invalid Read transactions (Figure 5-18)




X15013-092815

Figure 5-15: AXI4-Lite User Side Valid Write Transaction




X15014-092815

Figure 5-16: AXI4-Lite User Side Write Transaction with Invalid Write Address



X15015-092815

Figure 5-17: AXI4-Lite User Side Valid Read Transaction



X15016-092815

Figure 5-18: AXI4-Lite User Side Read Transaction with Invalid Read Address

## Register Map

The following sections provide the register map and register descriptions for the core.

### Base Pages

The register map is broken into two 512 base address pages to allow for future development and expansion, as shown in [Table 5-5](#).

Table 5-5: Register Base Addresses

Base Address	Space Name
0x0000 0000	IP Configuration Registers
0x0000 0200	Status and Statistics Registers

All registers are 32 bytes in size, and aligned on 32-byte addressing. In the following register space maps, any holes in the address space should be considered RESERVED and might cause the AXI Control interface IP to respond with an error if accessed.

### Configuration Register Space

The configuration space provides the software with the ability to configure the IP for various use-cases.

The integrated Interlaken IP makes use of a dynamic reconfiguration port (DRP) to provide you with the ability to configure aspects of the IP without the need for fabric logic connections. In this case those configuration bits in the soft AXI Control register set will become RESERVED (unused) and the software should use the DRP operation registers to configure those attributes of the IP. See [Table 5-6](#) for the DRP address map.

Table 5-6: Configuration Register Map

Address	Register Name
0x0000	CORE_VERSION_REG
0x0004	GT_RESET_REG
0x0008	RESET_REG
0x000C	CONFIGURATION_TX_REG
0x0010	CONFIGURATION_TX_DIAGWORD_REG
0x0014	CONFIGURATION_RX_REG
0x0018 – 0x01FF	Reserved

### Status and Statistics Register Space

The Status and Statistics registers provide an indication of the health of the link and histogram counters to provide classification of the traffic, and error counts.

The status and counters are all read-only.

Status registers are clear on read, counters controlled by a “tick” mechanism.

The counters accumulate their counts in an internal accumulator. A write to the TICK\_REG register causes the accumulated counts to be pushed to the readable STAT\_\*\_MSB/LSB registers and simultaneously clears the accumulators. The STAT\_\*\_MSB/LSB registers can then be read. In this way all values stored in the statistics counters represent a snapshot over the same time-interval.

The STAT\_CYCLE\_COUNT\_MSB/LSB register contains a count of the number of SerDes clock cycles between TICK\_REG register writes. This allows for easy time-interval based statistics. The counters have a default width of 48 bits. The counters saturate to 1s. The values in the counters are held until the next write to the TICK\_REG register.

The addresses shown in Table 5-7 for the counters are the addresses of the LSB register, or bits 31:0 of the count. The MSB bits 47:32 of the counter are located at +0x4 from the LSB.

Table 5-7: Status and Statistics Register Map

Address	Register Name
0x0200	STAT_TX_STATUS_REG
0x0204	STAT_RX_STATUS_REG
0x0208	STAT_RX_DIAGWORD_REG
0x020C	STAT_RX_MUBITS_REG
0x0210	STAT_RX_SYNCED_REG
0x0214	STAT_RX_SYNCED_ERR_REG

Table 5-7: Status and Statistics Register Map (Cont'd)

Address	Register Name
0x0218	STAT_RX_MF_ERR_REG
0x021C	STAT_RX_MF_LEN_ERR_REG
0x0220	STAT_RX_MF_REPEAT_ERR_REG
0x0224	STAT_RX_FRAMING_ERR_REG
0x0228	STAT_RX_DESCRAM_ERR_REG
0x022C – 0x02AF	Reserved
<b>Histogram / Counter Registers</b>	
0x02B0	TICK_REG
0x02B8	STAT_CYCLE_COUNT
0x02C0	STAT_RX_CRC32_ERR_LANE0
0x02C8	STAT_RX_CRC32_ERR_LANE1
0x02D0	STAT_RX_CRC32_ERR_LANE2
0x02D8	STAT_RX_CRC32_ERR_LANE3
0x02E0	STAT_RX_CRC32_ERR_LANE4
0x02E8	STAT_RX_CRC32_ERR_LANE5
0x02F0	STAT_RX_CRC32_ERR_LANE6
0x02F8	STAT_RX_CRC32_ERR_LANE7
0x0300	STAT_RX_CRC32_ERR_LANE8
0x0308	STAT_RX_CRC32_ERR_LANE9
0x0310	STAT_RX_CRC32_ERR_LANE10
0x0318	STAT_RX_CRC32_ERR_LANE11
0x0320	STAT_RX_CRC24_ERR
0x0328	STAT_RX_BAD_TYPE_ERR_LANE0
0x0330	STAT_RX_BAD_TYPE_ERR_LANE1
0x0338	STAT_RX_BAD_TYPE_ERR_LANE2
0x0340	STAT_RX_BAD_TYPE_ERR_LANE3
0x0348	STAT_RX_BAD_TYPE_ERR_LANE4
0x0350	STAT_RX_BAD_TYPE_ERR_LANE5
0x0358	STAT_RX_BAD_TYPE_ERR_LANE6
0x0360	STAT_RX_BAD_TYPE_ERR_LANE7

Table 5-7: Status and Statistics Register Map (Cont'd)

Address	Register Name
0x0368	STAT_RX_BAD_TYPE_ERR_LANE8
0x0370	STAT_RX_BAD_TYPE_ERR_LANE9
0x0378	STAT_RX_BAD_TYPE_ERR_LANE10
0x0380	STAT_RX_BAD_TYPE_ERR_LANE11
0x0388 – 0x07FF	Reserved

## Register Descriptions

Table 5-8: CORE\_VERSION\_REG

Address	Bits	Default	Type	Description
0x0000	7:0	7	R	Current version of the core in the format "major.minor". For example core version 1.7.
	15:8	1	R	Bits [7:0] represents minor version that is 7. Bits [15:8] represents major version that is 1.
	31:16	0	NA	Reserved

Table 5-9: GT\_RESET\_REG

Address	Bits	Default	Type	Description
0x0004	0	0	RW	gt_reset_all. A write of 1 issues a RESET to the GTs.
	31:1	0	NA	Reserved

Table 5-10: RESET\_REG

Address	Bits	Default	Type	Description
0x0008	11:0	0	RW	usr_rx_serdes_reset. Unused PCS bits are RESERVED. A write of 1 in a given bit location puts that PCS lane logic into reset.
	12	0	RW	usr_tx_serdes_refclk_reset. A write of 1 puts the TX Serdes Refclk path in reset.
	29:13	0	NA	Reserved
	30	0	RW	usr_rx_reset. RX core reset. A write of 1 puts the RX path in reset.
	31	0	RW	usr_tx_reset. TX core reset. A write of 1 puts the TX path in reset.

Table 5-11: CONFIGURATION\_TX\_REG

Address	Bits	Default	Type	Description
0x000C	0	0	RW	ctl_tx_enable
	8:1	0	RW	ctl_tx_mubits
	31:9	0	NA	Reserved

Table 5-12: CONFIGURATION\_TX\_DIAGWORD\_REG

Address	Bits	Default	Type	Description
0x0010	0	0	RW	ctl_tx_diagword_intfstat
	12:1	0	RW	ctl_tx_diagword_lanestat
	31:13	0	NA	Reserved

Table 5-13: CONFIGURATION\_RX\_REG

Address	Bits	Default	Type	Description
0x0014	0	0	RW	ctl_rx_force_resync
	31:1	0	NA	Reserved

Table 5-14: STAT\_TX\_STATUS\_REG

Address	Bits	Default	Type	Description
0x0200	0	0	R/LH	stat_tx_underflow_err
	1	0	R/LH	stat_tx_overflow_err
	2	0	R/LH	stat_tx_burst_err
	3	0	R/LL	stat_tx_errinj_biterr_done
	31:4	0	NA	Reserved



Table 5-15: STAT\_RX\_STATUS\_REG

Address	Bits	Default	Type	Description
0x0204	0	0	R/LL	stat_rx_aligned
	1	0	R/LH	stat_rx_aligned_err
	2	0	R/LH	stat_rx_misaligned
	3	0	R/LH	stat_rx_msop_err
	4	0	R/LH	stat_rx_meop_err
	5	0	R/LH	stat_rx_burst_err
	6	0	R/LH	stat_rx_burstmax_err
	7	0	R/LH	stat_rx_overflow_err
	19:8	0	R/LL	stat_rx_word_sync
	31:20	0	NA	Reserved

Table 5-16: STAT\_RX\_DIAGWORD\_REG

Address	Bits	Default	Type	Description
0x0208	11:0	0	R/LL	stat_rx_diagword_lanestat
	23:12	0	R/LL	stat_rx_diagword_intfstat
	31:24	0	NA	Reserved

Table 5-17: STAT\_RX\_MUBITS\_REG

Address	Bits	Default	Type	Description
0x020C	7:0	0	R/LH	stat_rx_mubits
	31:8	0	NA	Reserved

Table 5-18: STAT\_RX\_SYNCED\_REG

Address	Bits	Default	Type	Description
0x0210	11:0	0	R/LL	stat_rx_synced
	31:12	0	NA	Reserved

Table 5-19: STAT\_RX\_SYNCED\_ERR\_REG

Address	Bits	Default	Type	Description
0x0214	11:0	0	R/LH	stat_rx_synced_err
	31:12	0	NA	Reserved

Table 5-20: STAT\_RX\_MF\_ERR\_REG

Address	Bits	Default	Type	Description
0x0218	11:0	0	R/LH	stat_rx_mf_err
	31:12	0	NA	Reserved

Table 5-21: STAT\_RX\_MF\_LEN\_ERR\_REG

Address	Bits	Default	Type	Description
0x021C	11:0	0	R/LH	stat_rx_mf_len_err
	31:12	0	NA	Reserved

Table 5-22: STAT\_RX\_MF\_REPEAT\_ERR\_REG

Address	Bits	Default	Type	Description
0x0220	11:0	0	R/LH	stat_rx_mf_repeat_err
	31:12	0	NA	Reserved

Table 5-23: STAT\_RX\_FRAMING\_ERR\_REG

Address	Bits	Default	Type	Description
0x0224	11:0	0	R/LH	stat_rx_framing_err
	31:12	0	NA	Reserved

Table 5-24: STAT\_RX\_DESCRAM\_ERR\_REG

Address	Bits	Default	Type	Description
0x0228	11:0	0	R/LH	stat_rx_descram_err
	31:12	0	NA	Reserved

Table 5-25: TICK\_REG

Address	Bits	Default	Type	Description
0x02B0	0	0	WO/SC	tick_reg. Writing a 1 to the Tick bit triggers a snapshot of all the Statistics Counters into their readable registers. The bit self-clears, thus only a single write is required by the user logic.
	31:1	0	NA	Reserved

### Sample Statistics Counter

A sample statistics counter is illustrated in [Table 5-26](#). The format for the counters is the same for all counter types.

After the 'tick' is issued, the counters will contain their updated value and can be read multiple times without destruction of this data.

**Table 5-26: STAT\_RX\_CRC32\_ERR\_LANE0[47:0]**

Address	Bits	Default	Type	Description
0x02C0	32	0	R	stat_rx_crc32_err_lane0_lsb[31:0]
0x02C4	16	0	R	stat_rx_crc32_err_lane0_msb[31:0]

## Use Case for Different Modes

This section describes the use case for different modes of operation of the Interlaken core.

### Simulation — Duplex/Simplex RX Mode




Figure 5-19: Simulation Use Case for Duplex/Simplex RX Configuration

## Simulation — Simplex TX Mode




Figure 5-20: Simulation Use Case for Simplex TX Configuration

## Validation — Duplex/Simplex RX mode

The following table describes the LED behavior and input switch condition for the validation of the Interlaken core onboard for Duplex/Simplex RX mode configuration.

**Note:** Green color indicates the successful completion of the respective test. Red color indicates the current process is busy or respective test failed.

**Validation — Passing Scenario For Duplex/Simplex RX Mode**

Figure 5-21 describes the LED behavior and input switch condition for the validation of the Interlaken core for passing scenario. Where the packet generator and monitor are active onboard for Duplex/Simplex RX mode configuration.

gt_locked_led	rx_aligned_led	tx_done_led	tx_fail_led	rx_done_led	rx_fail_led	tx_busy_led	rx_busy_led	sys_reset (Switch)	lbus_tx_rx_restart_in(Switch)	Description
								ON	Off	Board Bring Up
								Off	Off	On System Reset
								Off	Off	After GT Locked
								Off	Off	After Rx_aligned
								Off	Off	All packets generated by packet generator
								Off	Off	All packets received by the packet monitor without error
								Off	ON	User restarted the LBUS transaction

X14006

Figure 5-21: Board Validation for Duplex/Simplex RX Configuration - Passing Scenario

### Validation — Failing Scenario For Duplex/Simplex RX Mode

gt_locked_led	rx_aligned_led	tx_done_led	tx_fail_led	rx_done_led	rx_fail_led	tx_busy_led	rx_busy_led	sys_reset (Switch)	lbus_tx_rx_restart_in(Switch)	Description
								ON	Off	Board Bring Up
								Off	Off	On System Reset
								Off	Off	After GT Locked
								Off	Off	After Rx_aligned
								Off	Off	All packets generated by packet generator
								Off	Off	All packets received by the packet monitor but the data sanity failed
								Off	ON	User restarted the LBUS transaction

X14007

Figure 5-22: Board Validation for Duplex/Simplex RX Configuration - Failing Scenario

### Validation — Simplex TX Mode

Figure 5-23 and Figure 5-24 describes the LED behavior and input switch condition for the validation of the Interlaken core onboard for Simplex TX mode configuration.

**Validation — Passing Scenario For Simplex TX Mode**

gt_locked_led	rx_aligned_led	tx_done_led	tx_fail_led	tx_busy_led	sys_reset (Switch)	lbus_tx_rx_restart_in(Switch)	Description
					ON	Off	Board Bring Up
					Off	Off	On System Reset
					Off	Off	After GT Locked
					Off	ON	User has to decide when generator has to start packet generation by making simplex_mode_rx_aligned=1
					Off	Off	All packets generated by packet generator
					Off	ON	User restarted the LBUS transaction

X14008

**Figure 5-23: Board Validation for Simplex TX configuration - Passing Scenario**



### Validation — Failing Scenario For Simplex TX Mode

gt_locked_led	rx_aligned_led	tx_done_led	tx_fail_led	tx_busy_led	sys_reset (Switch)	lbus_tx_rx_restart_in(Switch)	Description
					ON	Off	Board Bring Up
					Off	Off	System Reset released to core
					Off	Off	GT Locked after some time
					Off	ON	User has to decide when generator has to start packet generation by making simplex_mode_rx_aligned=1
					Off	Off	Packets generation finished due to tx_ovfout
					Off	ON	User restarted the LBUS transaction

X14009

Figure 5-24: Board Validation for Simplex TX Configuration - Failing Scenario

## Simulating the Example Design

The example design provides a quick way to simulate and observe the behavior of the Interlaken core example design projects generated using the Vivado Design Suite.

The currently supported simulators are:

- Vivado simulator (default)
- Mentor Graphics Questa Sim (integrated in the Vivado IDE)
- Cadence Incisive Enterprise Simulator (IES)
- Synopsys VCS and VCS MX

The simulator uses the example design test bench and test cases provided along with the example design.

For any project (Interlaken core) generated out of the box, the simulations can be run as follows:

1. In the Sources Window, right-click the example project file (.xci), and select **Open IP Example Design**. The example project is created.
2. In the Flow Navigator (left-hand pane), under Simulation, right-click **Run Simulation** and select **Run Behavioral Simulation**.

**Note:** The post-synthesis and post-implementation simulation options are not supported for the Interlaken core.

After the Run Behavioral Simulation Option is running, you can observe the compilation and elaboration phase through the activity in the **Tcl Console**, and in the **Simulation** tab of the **Log** Window.

3. In **Tcl Console**, type the run all command and press **Enter**. This runs the complete simulation as per the test case provided in example design test bench.

After the simulation is complete, the result can be viewed in the **Tcl Console**.

To change the simulators:

1. In the Flow Navigator, under Simulation, select **Simulation Settings**.
2. In the Project Settings for Simulation dialog box, change the Target Simulator to **Questa Sim/ModelSim**.
3. When prompted, click **Yes** to change and then run the simulator.

---

## Synthesizing and Implementing the Example Design

To run synthesis and implementation on the example design in the Vivado Design Suite:

1. Go to the XCI file, right-click, and select **Open IP Example Design**.

A new Vivado tool window opens with the project name "example\_project" within the project directory.

2. In the Flow Navigator, click **Run Synthesis** and **Run Implementation**.



**TIP:** Click **Run Implementation** first to run both synthesis and implementation. Click **Generate Bitstream** to run synthesis, implementation, and then bitstream.

---

# Migrating and Upgrading

This appendix contains information about migrating a design from the ISE® Design Suite to the Vivado® Design Suite, and for upgrading to a more recent version of the IP core. For customers upgrading in the Vivado Design Suite, important details (where applicable) about any port changes and other impact to user logic are included.

---

## Migrating to the Vivado Design Suite

For information about migrating to the Vivado Design Suite, see the *ISE to Vivado Design Suite Migration Guide* (UG911) [\[Ref 11\]](#).

---

## Upgrading in the Vivado Design Suite

There is no upgrade information for this release of the core.

# Out-of-Band Flow Control

Interlaken is a scalable chip-to-chip interconnect protocol designed to enable transmission speeds from 10 Gb/s to 100 Gb/s and beyond. Using the latest SerDes technology and a flexible protocol layer, Interlaken minimizes the pin and power overhead of chip-to-chip interconnect and provides a scalable solution that can be used throughout an entire system. In addition, Interlaken uses two levels of CRC checking and a self-synchronizing data scrambler to ensure data integrity and link robustness.

Interlaken defines two mechanisms for handling flow control across the interface:

- In-band flow control
- Out-of-band flow control

The choice of using in-band or out-of-band mechanisms depends on system considerations that are beyond the scope of this document. For more information or feedback, contact Xilinx® technical support.

This appendix describes the out-of-band flow control (OOBFC) implemented with the integrated Interlaken core.

---

## Overview

Interlaken employs a simple and flexible XON/XOFF mechanism to communicate flow control information across the interface. The XON/XOFF information is transmitted for all supported logical channels and provides you with a flexible means for implementing any scheduling algorithm.

Xilinx provides two independent modules for handling out-of-band flow control:

- TX\_OOBFC
- RX\_OOBFC

The module TX\_OOBFC transmits out-of-band flow control information and the RX\_OOBFC module receives out-of-band flow control information.

Logically, these modules should be instantiated at the same level of hierarchy as the Interlaken Core and operate on their own to transmit and receive flow control information from the corresponding interface.

**Out-of-Band Flow Control** is enabled in the **General** tab of the Vivado® IDE. The calendar length is also selected there.

Figure B-1 shows a typical instantiation of the Interlaken core and the OOBFC modules. You handle packet scheduling and respond to flow control information; it is represented by the user logic block in this diagram.




Figure B-1: Typical Instantiation of the Interlaken and OOBFC Modules

## Port List

Table B-1 and Table B-2 show the port list of the TX\_OOBFC and RX\_OOBFC modules along with a description of each pin respectively. The LANES parameter is equal to the number of SerDes lanes. The MAX\_CAL parameter is set to the maximum number of calendar entries supported by the core, up to a maximum value of 1024.

Table B-1: TX\_OOBFC Pin List

Name	Direction	Description
<b>Clocking and Resets</b>		
clk	Input	All signals between the TX_OOBFC and the user logic are synchronized to the positive edge of clk. In typical applications, this clock should be tied to the same clock that is used to run the user-side interface of the Interlaken core.
clk_tx_ref	Input	This clock is used to generate the flow control signals. You are required to supply a clock with a maximum frequency of 200 MHz. The 200 MHz limitation (which is twice the OOBFC clock) is defined by the Interlaken Specification, revision 1.2.
resetn	Input	Active-High, asynchronous reset input. This signal is automatically synchronized to the appropriate clock domain by the TX_OOBFC. All circuits in the module are reset while this input has a value of 1. This signal must remain asserted until after several clock cycles on both the clk and clk_tx_ref inputs.

Table B-1: TX\_OOBFC Pin List (Cont'd)

Name	Direction	Description
<b>User-Side Interface - TX_OOBFC Signals</b>		
tx_fc[MAX_CALLEN-1:0]	Input	Input data bus containing the flow control information to be transmitted by the TX_OOBFC. The width of the bus is set by the MAX_CALLEN parameter. Unused bits, as defined by tx_callen_minus1[7:0], must be tied to 0. Interlaken defines a value of 1 as XON for the corresponding channel, and a value of 0 as XOFF for the corresponding channel. This bus is synchronized to the positive edge of clk.
tx_callen_minus1[7:0]	Input	This asynchronous input sets the calendar length for flow control information for the TX_OOBFC. Allowed values are 0 to MAX_CALLEN-1. For example, when MAX_CALLEN is set to 16, tx_callen_minus1[7:0] can be set to any value between 0 and 15. It is up to you to ensure that this input is set correctly. Incorrect setting results in undetermined behavior. This input should only be changed when resetn is asserted (that is, set to 1). Changing the value on this input when not in reset can result in incorrectly transmitted flow-control or status information. This bus is synchronized to the positive edge of clk.
tx_lanes_minus1[LANES_LOG2-1:0]	Input	This input sets the number of lanes to be included in the Status Message. Allowed values are 0 to LANES-1. This value should be set to the number of lanes (minus 1) expected by the receiver. An incorrect setting can result in undetermined behavior. This input should only be changed when resetn is asserted (that is, set to 1). This bus is synchronized to the positive edge of clk.
tx_intf_status	Input	Indicates the health of the interface to be transmitted to the other device as described in the Interlaken specification. A value of 1 indicates the interface is healthy. If unused, this input should be a set to a value of 1. This signal is synchronized to the positive edge of clk.
tx_lane_status[LANES-1:0]	Input	Indicates the health of each lane to be transmitted to the other device as described in the Interlaken specification. A value of 1 indicates the corresponding lane is healthy. Bit 0 corresponds to lane 0, bit 1 corresponds to lane 1, and so on. If unused, all inputs should be a set to a value of 1. This bus is synchronized to the positive edge of clk.
tx_err	Output	In the event that the clock rates are incorrect for the selected calendar length, the signal tx_err can be asserted to notify the user of this configuration error.

Table B-1: TX\_OOBFC Pin List (Cont'd)

Name	Direction	Description
tx_update	Output	Indicates that the inputs tx_fc, tx_callen_minus1, tx_lanes_minus1, tx_intf_status, and tx_lane_status will be latched at the completion of the current clock cycle. This output is synchronized to the positive edge of clk.
<b>Device Interface - TX_OOBFC Signals<sup>(1)</sup></b>		
TX_FC_CLK	Output (LVCMOS)	This is the source synchronous clock generated by TX_OOBFC as defined by the Interlaken protocol. The frequency of this clock is one-half the frequency of clk_tx_ref. For example, if clk_tx_ref is 200 MHz, this clock is 100 MHz. This signal must be connected directly to a device output pin.
TX_FC_DATA	Output (LVCMOS)	The flow control information is transmitted by the TX_OOBFC with this signal as defined by the Interlaken protocol. This signal must be connected directly to a device output pin.
TX_FC_SYNC	Output (LVCMOS)	This signal is used to synchronize the transmitted flow control information as defined by the Interlaken Protocol. This signal must be connected directly to a device output pin.

**Notes:**

- For further details, the electrical and timing specifications of these signals, see the Interlaken Protocol Definition, Revision 1.2 [Ref 1].

Table B-2: RX\_OOBFC Pin List

Name	Direction	Description
<b>Clocking and Resets</b>		
clk	Input	All signals between the RX_OOBFC and the user logic are synchronized to the positive edge of clk. In typical applications, this clock should be tied to the same clock used to run the user-side interface of the Interlaken Core. In order for correct operation in the RX_OOBFC, the frequency of this clock must be at least 33% faster than the frequency of RX_FC_CLK. For example, if the frequency of RX_FC_CLK is 100 MHz, the frequency of clk must be at least 133 MHz.
resetn		Active-High, asynchronous reset input. This signal is automatically synchronized to the appropriate clock domain by the RX_OOBFC. All circuits in the module are reset while this input is a value of 1. This signal must remain asserted until after several clock cycles on both the clk and RX_FC_CLK inputs.



Table B-2: RX\_OOBFC Pin List (Cont'd)

Name	Direction	Description
resetrn_RX_FC_CLK	Input	Active-High, synchronous reset input. This signal only appears on the port list if the RX_OOBFC is implemented with flip-flops with synchronous reset inputs. This signal must remain asserted until after several clock cycles the RX_FC_CLK input.
<b>User-Side Interface - RX_OOBFC Signals</b>		
rx_fc[MAX_CAL-1:0]	Output	Output data bus to the user logic containing the flow control information received by the RX_OOBFC. The width of the bus is set by the MAX_CALLEN parameter. Bit 0 corresponds to channel 0, bit 1 corresponds to channel 1, and so on. Interlaken defines a value of 1 as XON and a value of 0 as XOFF. If the calendar length for the received flow control information has less than MAX_CALLEN entries, the unused bits are undefined and should be ignored. It is up to you to monitor this bus and take appropriate action as flow control information is changed. When an unhealthy interface status is received, as indicated by rx_intf_status being a value of 0, or an unhealthy lane status is received, as indicated by a bit of rx_lane_status being a value of 0, then all bits of rx_fc are XOFF or a value of 0. When a CRC error is detected, the outputs rx_fc are unchanged. This bus is synchronized to the positive edge of clk.
rx_crcerr	Output	Indicates if an error was observed in the CRC field of the incoming status or flow control information. A value of 1 indicates a CRC error was detected. When this bit is a value of 1, the outputs rx_fc, rx_intf_status, and rx_lane_status are not updated and can be ignored. The cause of a CRC error can be due to clk not being sufficiently faster than RX_FC_CLK as required for correct operation. This signal is synchronized to the positive edge of clk.
rx_overflow	Output	Indicates that clk is not faster than RX_FC_CLK as required for correct operation. This signal is synchronized to the positive edge of clk.
rx_intf_status	Output	Indicates the health of the receive interface as described in the Interlaken specification. When this output has a value of 0, all flow-control bits in the rx_fc bus will be XOFF (that is, 0). This signal is synchronized to the positive edge of clk.
rx_lane_status[LANES-1:0]	Output	Indicates the health of the corresponding receive lanes as described in the Interlaken specification. Bit 0 corresponds to lane 0, bit 1 corresponds to lane 1, and so on. When any bit of this bus has a value of 0, all flow-control bits in the rx_fc bus will be XOFF (that is, 0). This bus is synchronized to the positive edge of clk.
rx_update [3 2 1 0:0]	Output	Indicates a valid CRC4 was detected and rx_fc bits were updated. If rx_update[0] is asserted, the CRC4 associated with rx_fc[63:0] was valid and rx_fc[63:0] were updated; if rx_update[1] is asserted, the CRC4 associated with rx_fc[127:64] was valid and rx_fc[127:8] were updated, and so on. This bus is synchronized to the positive edge of clk.

Table B-2: RX\_OOBFC Pin List (Cont'd)

Name	Direction	Description
rx_callen_minus1[7:0]	Output	Indicates the length of the most recently received calendar. This bus is synchronized to the positive edge of clk.
<b>Device Interface - RX_OOBFC Signals<sup>(1)</sup></b>		
RX_FC_CLK	Input (LVCMOS)	This the source-synchronous clock used by RX_OOBFC as defined by the Interlaken protocol. This signal must be connected directly to a device input pin.
RX_FC_DATA	Input (LVCMOS)	The flow control information is received by the RX_OOBFC with this signal as defined by the Interlaken protocol. This signal must be connected directly to a device input pin.
RX_FC_SYNC	Input (LVCMOS)	This signal is used to synchronize the received flow control information as defined by the Interlaken Protocol. This signal must be connected directly to a device input pin.

**Notes:**

1. Further details of the electrical and timing specifications for these signals are found in the Interlaken Protocol Definition, Revision 1.2 [Ref 1].

## General Operation

The OOBFC implements the protocol as described in the Interlaken Protocol Revision 1.2 document.

There are 3 line signals: `clock`, `data`, and `sync`. Data is double rate (transfers on the rising and falling edges of the clock). The maximum clock frequency is 100 MHz.

Each bit can represent on/off for one channel or any other mapping you select. A 4-bit CRC is added for every 64 data bits.

Figure B-2 shows the relative timing between the signals.




Figure B-2: OOBFC Signals

The following sections describe the operation in more detail and are intended to augment the Interlaken specification.

## TX\_OOBFC

The TX portion of the OOBFC starts transmitting information as soon as the `resetn` input is deasserted. The `clk_tx_ref` input must be stable and running correctly before the `resetn` input is deasserted.

The health status inputs (`tx_intf_status` and `tx_lane_status`) are transmitted only when an unhealthy condition exists. An unhealthy condition occurs when `tx_intf_status` is 0, or any bit of `tx_lane_status` is 0. The transmission of the status inputs is alternated with the transmission of the flow control information when an unhealthy status exists.

If the health status inputs (`tx_intf_status` and `tx_lane_status`) are all 1, meaning the interface is healthy, only flow control information is transmitted.

The length of the flow control calendar is programmed through `tx_callen_minus1`. The calendar is transmitted with the value of `tx_fc[0]` sent first, `tx_fc[1]` sent second, `tx_fc[2]` sent third and so on.

The inputs `tx_fc`, `tx_callen_minus1`, `tx_lanes_minus1`, `tx_intf_status`, and `tx_lane_status` are latched at the completion of the current clock cycle when `tx_update` is asserted.

## RX\_OOBFC

For correct operation of the RX\_OOBFC to occur, two things are essential:

- The user-side clock, `clk`, must be faster than the receiving clock, `RX_FC_CLK`, by at least 33%. For example, if the frequency of `RX_FC_CLK` is 100 MHz, then the frequency of `clk` must be at least 133 MHz.
- The reset input, `resetn`, must be asserted until after several cycles of both input clocks, `clk` and `RX_FC_CLK`.

Reception of flow control information starts as soon as the `resetn` input is deasserted. However, the RX\_OOBFC does not consider itself initialized and does not supply the received information until it has seen several correct transitions on the `RX_FC_SYNC` input. During this initialization procedure, the `rx_fc` output bus is set to XOFF (that is, 0). After the initialization procedure is completed, the RX\_OOBFC supplies status and flow-control information as received through the interface.

The Interlaken Protocol does not require the transmission of status information if the interface is healthy. As a result, RX\_OOBFC assumes the interface is healthy if it receives two back-to-back valid calendars of flow control information. In healthy conditions, the `rx_intf_status` and `rx_lane_status` outputs are all set to 1.

Additionally, in healthy conditions, the received flow control information is presented on the `rx_fc` output bus. The first calendar value received is presented on `rx_fc[0]`, the

second on `rx_fc[1]`, the third on `rx_fc[2]`, and so on. If the received calendar has fewer entries than the total width of `rx_fc` bus, the "unreceived" bits in `rx_fc` will be undetermined and must be ignored by the user logic.

Whenever unhealthy status information is received, all the bits of `rx_fc` are forced to XOFF (that is, 0). When healthy status information is determined, `rx_fc` is updated to reflect the most recently received values of flow control information.

If a CRC4 error is ever detected during the receipt of a calendar of flow control information or during the receipt of status information, the `rx_crcerr` output is asserted (set to 1). Whenever `rx_crcerr` has a value of 1, the `rx_fc`, `rx_intf_status`, and `rx_lane_status` outputs are not updated and should be considered invalid (the Interlaken Protocol requires you to take appropriate action when `rx_crcerr` is asserted). The `rx_fc`, `rx_intf_status`, and `rx_lane_status` outputs should be considered valid only when `rx_crcerr` is negated (that is, 0).

The `rx_overflow` output is an aid to help identify incorrect clock rates. It is asserted (set to 1) when the `clk` input is not fast enough relative to `RX_FC_CLK`.

The `RX_OOBFC` accepts any calendar length up to `MAX_CALLEN`. The most recently received calendar length is reported on the output `rx_calLEN_minus1`.

The `rx_fc` output is updated in groups of 64-bits. When the first group is updated, `rx_update[0]` is asserted. Then the second group of 64-bits is updated, `rx_update[1]` is asserted, and so forth.

# Debugging

This appendix includes details about resources available on the Xilinx® Support website and debugging tools.

---

## Finding Help on Xilinx.com

To help in the design and debug process when using the integrated Interlaken core, the [Xilinx Support web page](#) contains key resources such as product documentation, release notes, answer records, information about known issues, and links for obtaining further product support.

### Documentation

This product guide is the main document associated with the integrated Interlaken core.

Download the Xilinx Documentation Navigator from the Design Tools tab on the [Downloads page](#). For more information about this tool and the features available, open the online help after installation.

### Answer Records

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that users have access to the most accurate information available.

Answer Records for this core can be located by using the Search Support box on the main [Xilinx support web page](#). To maximize your search results, use proper keywords such as

- Product name
- Tool message(s)
- Summary of the issue encountered

A filter search is available after results are returned to further target the results.

## Master Answer Record for the integrated Interlaken core

AR: [58697](#)

### Technical Support

Xilinx provides technical support in the [Xilinx Support web page](#) for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support if you do any of the following:

- Implement the solution in devices that are not defined in the documentation.
- Customize the solution beyond that allowed in the product documentation.
- Change any section of the design labeled DO NOT MODIFY.

To contact Xilinx Technical Support, navigate to the [Xilinx Support web page](#).

---

## Vivado Design Suite Debug Feature

The Vivado® Design Suite debug feature inserts logic analyzer and virtual I/O cores directly into your design. The debug feature also allows you to set trigger conditions to capture application and integrated block port signals in hardware. Captured signals can then be analyzed. This feature in the Vivado IDE is used for logic debugging and validation of a design running in Xilinx devices.

The Vivado logic analyzer is used with the logic debug IP cores, including:

- ILA 2.0 (and later versions)
- VIO 2.0 (and later versions)

See the *Vivado Design Suite User Guide: Programming and Debugging* (UG908) [\[Ref 10\]](#).

---

## Simulation Debug

### Slow Simulation

Simulations may appear to run slowly under some circumstances. If a simulation is unacceptably slow, the following suggestions may improve the run time performance.

1. Use a faster computer with more memory.
2. Make use of a Platform LSF (Load Sharing Facility) if available in your organization.
3. Bypass the Xilinx transceiver (this may require that you create your own test bench)

4. Send fewer packets.
5. Specify a shorter metaframe length. This should result in a shorter lane alignment phase, at the expense of more overhead. However, when the Interlaken IP core is finally implemented in a system, the metaframe length should follow the specification recommendations.

## Simulation Fails Before Completion

If the sample simulation fails or hangs before successfully completing, it is possible that a timeout has occurred. Ensure that the simulator timeouts are long enough to accommodate the waiting periods in the simulation, for example, during the lane alignment phase.

## Simulation Completes But Fails

In the event that the sample simulation completes with a failure, contact Xilinx technical support. Tests normally complete successfully. Consult the sample simulation log file for the expected behavior.

---

## Hardware Debug

Hardware issues can range from link bring-up to problems seen after hours of testing. This section provides debug steps for common issues. The Hardware Manager is a valuable resource to use in hardware debug. The signal names mentioned in the following individual sections can be probed using the Hardware Manager for debugging the specific problems.

Many of these common issues can also be applied to debugging design simulations, as described in the following sections.

## General Checks

Ensure that all the timing constraints for the core were properly incorporated from the example design and that all constraints were met during implementation.

- Does it work in post-place and route timing simulation? If problems are seen in hardware but not in timing simulation, this could indicate a PCB issue. Ensure that all clock sources are active and clean.
- If using MMCMs in the design, ensure that all MMCMs have obtained lock by monitoring the `LOCKED` port.
- If your outputs go to 0, check your licensing.

## Interlaken Specific Checks

Many issues can commonly occur during the first hardware test of an integrated Interlaken core. These should be checked as indicated below.

It is assumed that the integrated Interlaken core has already passed all simulation testing that are implemented in hardware. This is a pre-requisite for any kind of hardware debug.

The usual sequence of debugging is to proceed in the following sequence:

1. Clean up signal integrity.
2. Ensure that each SerDes achieves CDR lock.
3. Check that each lane has achieved word alignment.
4. Check that lane alignment has been achieved.
5. Proceed to [Interface Debug](#) and [Protocol Debug](#).

## Signal Integrity

When bringing up a board for the first time, if the integrated Interlaken core does not seem to be achieving lane alignment, the most likely problem is related to signal integrity. Signal integrity issues must be addressed before any other debugging can take place.

Even if lane alignment is achieved, if there are periodic CRC32 errors, then signal integrity issues are indicated. Check the `crc32_err` signals to assist with debug.

Signal integrity should be debugged independently from the integrated Interlaken core. The following procedures should be carried out:

- Transceiver Settings
- Checking For Noise
- Bit Error Rate Testing

**Note:** It assumed that the PCB itself has been designed and manufactured in accordance with the required trace impedances and trace lengths.)

If assistance is required for transceiver and signal integrity debugging, contact Xilinx technical support.

## Lane Swapping

Unlike Ethernet, Interlaken requires that TX and RX lanes maintain the correct ordering.

---

**IMPORTANT:** *Lane alignment can still be achieved even if lanes are swapped.*

---





The reason is that the alignment marker is the same for each lane. Furthermore, even with lanes swapped, the CRC32 may be correct provided that signal integrity is good.

Lane swapping is often indicated by a CRC24 error while data is being sent.

## N/P Swapping

If the positive and negative signals of a differential pair are swapped, no data will be correctly received on that lane. You should verify that each link has the correct polarity of each differential pair.

## Clocking and Resets

See [Clocking](#) and [Resets in Chapter 3](#) for these requirements.

Ensure that the clock frequencies for both the integrated Interlaken core and the Xilinx transceiver reference clock match the configuration requested when the IP core was ordered. The core clock will have a minimum frequency associated with it. The maximum core clock frequency will be determined by timing constraints. The minimum core clock frequency is derived from the required Interlaken bandwidth plus some margin reserved for clock tolerance, wander, and jitter.

The first thing to verify during debugging is to ensure that resets remain asserted until the clock is stable. It must be frequency-stable and free from glitches before the integrated Interlaken core is taken out of reset. This applies to both the SerDes clock and the IP core clock.

If any subsequent instability is detected in a clock, the integrated Interlaken core must be reset. One example of such instability is a loss of CDR lock. The user logic should determine all external conditions which would require a reset, for example, clock glitches, loss of CDR lock, power supply glitches, etc.

Configuration changes cannot be made unless the IP core is reset. An example of a configuration change is a change in BurstMax. Check the description for the particular signal on the port list to determine if this requirement applies to the parameter that is being changed.

---

## Interface Debug

### LBUS Interface

The integrated Interlaken core user interface is called the segmented LBUS (Local bus). For proper operation of the Interlaken interface, it is important that the segmented LBUS protocol is followed correctly.

**Note:** The segmented LBUS requires the use of the enhanced scheduling algorithm.

## TX Debug

TX debug is assisted by means of several diagnostic signals.

### Buffer Errors

Data must be written to the TX LBUS such that there are no overflow or underflow conditions. LBUS bandwidth must always be greater than the Interlaken bandwidth in order to guarantee that bursts can be sent without interruption.

When writing data to the LBUS, the `tx_rdyout` signal must always be observed. This signal indicates whether the fill level of the TX buffer is within an acceptable range or not. If this signal is ever asserted, you must stop writing to the TX LBUS until the signal is deasserted. Since the TX LBUS has greater bandwidth than the TX Interlaken interface, it is not unusual to see this signal being frequently asserted and this is not a cause for concern.




---

**IMPORTANT:** *You must ensure that TX writes are stopped when `tx_rdyout` is asserted.*

---

If `tx_rdyout` is ignored, the signal `tx_ovfout` might be asserted, indicating a buffer overflow. This must not be allowed to occur.




---

**RECOMMENDED:** *It is recommended that the Interlaken IP core be reset if `tx_ovfout` is ever asserted.*

---

Do not attempt to continue debugging after `tx_ovfout` is asserted until the cause of the overflow has been addressed.

When a burst transaction has begun in the TX direction, it must continue until completion or there can be a buffer underflow as indicated by the `stat_tx_underflow_err` signal. This must not be allowed to occur.




---

**IMPORTANT:** *Bursts must be written on the TX LBUS without interruption.*

---

If `stat_tx_underflow_err` is ever asserted, debugging must stop until the condition which caused the underflow is addressed.

### Burst Errors

The TX must observe the LBUS rules which are required for compliance to the Interlaken Protocol Definition and the Xilinx implementation-specific requirements.

If a burst rule violation occurs, the `stat_tx_burst_err` signal is asserted. You must ensure that the rules governing the scheduling of bursts are observed according to the LBUS width in the particular implementation. In particular, the segmented LBUS protocol should be given careful reading.

One common issue is that you have written data in such a way that more than one Burst Control Word is generated during one clock cycle. Carefully review the segmented LBUS rules. Take care that an EoP does not occur in the same cycle as an implied Burst Control Word resulting from BurstMax having been reached.

This can be avoided by implementing the enhanced scheduling algorithm, which uses the `tx_bctl_in` signal to force Burst Control Words in such a way as to avoid two in one clock cycle.

In summary, Burst Control Words can be implied or generated by the following cases:

- BurstMax reached (implied)
- EoP/SoP (implied)
- Channel Change (implied)
- `bctl_in` assertion (forced)




---

**IMPORTANT:** *You must ensure that these cases do not occur during the same clock cycle.*

---




---

**RECOMMENDED:** *It is recommended (and required for segmented LBUS) that you implement Enhanced Scheduling, as described in [Enhanced Scheduling, page 50](#) and [Interlaken Protocol Definition \[Ref 1\]](#), as a means to avoid some of the implied Burst Count Words so that two BCWs in one clock cycle do not occur.*

---

## RX Debug

The RX User Side interface indicates an error condition using the `rx_errout` signal.

If `rx_errout` is asserted, it usually indicates that the packet being received contains an error. One possible error condition that must be examined carefully is a missing SoP or EoP. In this event, the integrated Interlaken core attempts to recover the data by merging packets and closing them, presenting the data on the RX LBUS with an `rx_errout` indication. You should ensure that the transmitting device is sending proper SoP and EoP indications.

Ensure that the `stat_rx_overflow_err` signal is not asserted. If it is asserted, the RX LBUS is not being clocked fast enough to empty the RX buffer. The LBUS must have more bandwidth than the Interlaken interface.

---

## Protocol Debug

To achieve error-free data transfers with the Integrated Interlaken core, the protocol parameters need to be set correctly. This section details some common protocol problems

which may occur. It assumed that the number of lanes and the bit rates are matched. It is also assumed that the signal integrity and lane ordering has been verified.

## Configuration Match

In order for the Interlaken protocol to function correctly, both devices must have matching Interlaken Protocol parameters. Ensure that the following parameters are the same for each end of the link:

- Metaframe Length
- BurstMax
- BurstShort

## Diagnostic Signals

There are many error indicators available to check for protocol violations. Carefully read the description of each one to see if it is useful for a particular debugging issue.

The following is a suggested debug sequence:

1. Ensure that Word sync has been achieved.
2. Ensure that Lane sync has been achieved.
3. Verify that the Metaframe indicators are clean.
4. Make sure there are no descrambler state errors.
5. Eliminate CRC24 errors, if any.
6. Make sure there are no burst errors (BurstMax, BurstShort mismatch).
7. Look for SoP and EoP errors and eliminate those, if any occur.

# Additional Resources and Legal Notices

---

## Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see [Xilinx Support](#).

---

## References

These documents provide supplemental material useful with this product guide:

1. *Interlaken Protocol Definition* ([Revision 1.2, October 7, 2008](#))
2. *Virtex UltraScale Architecture Data Sheet: DC and AC Switching Characteristics* ([DS893](#))
3. *UltraScale FPGAs Transceiver Wizards* ([PG182](#))
4. *UltraScale Architecture GTY Transceivers User Guide* ([UG578](#))
5. *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* ([UG994](#))
6. *Vivado Design Suite User Guide: Designing with IP* ([UG896](#))
7. *Vivado Design Suite User Guide: Getting Started* ([UG910](#))
8. *Vivado Design Suite User Guide: Logic Simulation* ([UG900](#))
9. *Vivado Design Suite User Guide: Using Constraints* ([UG903](#))
10. *Vivado Design Suite User Guide: Programming and Debugging* ([UG908](#))
11. *ISE to Vivado Design Suite Migration Guide* ([UG911](#))
12. *Vivado Design Suite User Guide: Implementation* ([UG904](#)).

## Revision History

The following table shows the revision history for this document.

Date	Version	Revision
09/30/2015	1.7	<ul style="list-style-type: none"> <li>• Added domain information to port description table.</li> <li>• Updated the Clocking Reset Interface tables for Synchronous Mode and Asynchronous Mode.</li> <li>• Updates to the Vivado IDE core customization options.</li> <li>• Removed User Parameter section content.</li> <li>• Example Design chapter:               <ul style="list-style-type: none"> <li>◦ Updated the example design hierarchy diagram, and design details.</li> <li>◦ Added the Core XCI Top-Level Ports section.</li> <li>◦ Added the AXI4-Lite Interface Implementation section.</li> </ul> </li> </ul>
06/24/2015	1.6	<ul style="list-style-type: none"> <li>• Updated document title.</li> <li>• Moved performance and resource utilization data to <a href="http://www.xilinx.com">www.xilinx.com</a>.</li> <li>• Updated the Clocking Reset Interface tables for Synchronous Mode and Asynchronous Mode.</li> <li>• Updated Vivado IP catalog options/User Parameters for core v1.6:               <ul style="list-style-type: none"> <li>◦ added new Protocol Bypass Mode and Disable Skipword parameters.</li> <li>◦ added new Line Rate value.</li> <li>◦ indicated that Out-of-Band Flow Control is now grayed out.</li> <li>◦ added Enable Rate Limiter description.</li> <li>◦ added Max Token Count description, default range.</li> <li>◦ added Delta Token Count description, default range; updated values.</li> <li>◦ added Update Interval description, default range.</li> <li>◦ added Enable Error Injection description.</li> </ul> </li> <li>• Updated the Invalid Segment LBUS Cycles table.</li> <li>• Updated the Example Design Hierarchy, and Example Design Hierarchy with Shared Logic Implementation tables.</li> <li>• Updated the Interlaken Support Modes and Configurations table.</li> <li>• Updated Vivado Lab Edition to Vivado Design Suite debug feature.</li> </ul>
04/01/2015	1.5	<ul style="list-style-type: none"> <li>• Updated resource utilization information.</li> <li>• Vivado IDE parameter additions, and updates.</li> <li>• Updated example design details, added new user interface ports, and added Simplex TX and RX mode simulation information.</li> <li>• Updated Vivado lab tools to Vivado Lab Edition.</li> </ul>
02/12/2015	1.4	<ul style="list-style-type: none"> <li>• Updated to v1.4 of the core.</li> <li>• Updated <i>Typical Clock Frequencies for Each Interlaken Configuration</i> table with new line rate and refclk rates.</li> <li>• Vivado IDE parameter additions, and updates.</li> <li>• Included information regarding retransmission not being supported in this core version.</li> </ul>

Date	Version	Revision
10/01/2014	1.3	<ul style="list-style-type: none"> <li>• Updated to v1.3 of the core.</li> <li>• Added clocking reset diagrams.</li> <li>• Added new parameters: Low Latency Mode, Enable Retransmission, Number of RAM Banks, Buffer Depth, Sequence Multiplier (TX), Sequence Multiplier (RX), Watchdog Timer, Long Timer, Retry Timer, Wrap Around Timer, Lane 00 to Lane 11.</li> <li>• Added values for existing parameters: Line Rate, GT Ref Clk, Channel Topology.</li> <li>• Updated user parameters table.</li> <li>• Updated example design information.</li> <li>• Updated out-of-band flow control information.</li> <li>• Added simulation, hardware, interface, and protocol debug information.</li> </ul>
06/04/2014	1.2	<ul style="list-style-type: none"> <li>• Updated to v1.2 of the core.</li> <li>• Added out-of-band flow control information.</li> <li>• Added user parameters table.</li> </ul>
04/02/2014	1.1	<ul style="list-style-type: none"> <li>• Added DRP information.</li> <li>• Updated Figures 2-1, 4-1, 4-2, 4-3, 5-1, 5-5, and 5-6.</li> <li>• Added performance and resource material.</li> <li>• Updated transceiver interface rules.</li> <li>• Updated the constraints information.</li> <li>• Added new transceiver_debug and GT_common module text.</li> <li>• Added shared logic implementation section.</li> <li>• Added information about simulating, synthesizing, and implementing the example design.</li> </ul>
01/20/2014	1.0	Initial release.

## Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>.

© Copyright 2013–2015 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.