

LogiCORE IP JESD204 (v2.1)

DS814 April 24, 2012 Product Specification

Introduction

The Xilinx[®] LogiCORE™ IP JESD204 core implements a JESD204A or JESD204B interface supporting a line rate of up to 6.25 Gb/s on 1, 2 or 4 lanes using GTX transceivers in Virtex[®]-6 and a line rate of up to 10.3125 Gb/s on 1, 2, 4 or 8 lanes using GTX transceivers in Kintex™-7 and Virtex-7 FPGAs. The JESD204 core can be configured as Transmit or Receive. The core supports sharing a GTX transceiver between a transmitter and receiver.

Features

- Designed to JEDEC JESD204A [Ref 1] and JESD204B [Ref 2]
- Supports 1, 2 and 4 (and 8 in 7 series) lane configurations
- Supports Initial Lane Alignment
- Supports scrambling
- Supports 1-256 octets per frame
- Supports 1-32 frames per multi frame
- Physical and Data Link Layer functions provided
- AXI4-Lite configuration interface [Ref 3]
- AXI4-Stream data interface [Ref 3]
- Supports GTX transceiver sharing
- Delivered by CORE Generator™ tool

LogiCORE IP Facts Table					
Core Specifics					
Supported Device Family ⁽¹⁾			Virt	ex-7, Kinte	x-7, Virtex-6
Supported User Interfaces	AXI4-Stream, AXI4-Lite Control/Status				
	Resources				
Configuration	Slices	FFs	LUT	BUFG	Block RAM36
Rx 1 Lane	430	880	1300	4 ⁽²⁾	1
Rx 2 Lane	920	1500	2070	4(2)	2
Rx 4 Lane	1750	2750	3800	4 ⁽²⁾	4
Rx 8 Lane	3020	6370	7580	4(2)	8
Tx 1 Lane	410	620	950	3	0
Tx 2 Lane	520	810	1230	3	0
Tx 4 Lane	770	1180	1740	3	0
Tx 8 Lane	980	1970	2480	3	0
Provided with Core					
Documentation				Product S	Specification User Guide
Design Files					NGC Netlist
Example Design					Verilog
Test Bench					Verilog
Constraints File					UCF
Simulation Model					Verilog
Supported S/W Driver					N/A
Tested Design Tools (3)					
Design Entry Tools					ISE 14.1
Simulation					ModelSim
Synthesis Tools					XST 14.1
Support					
Provided by Xilinx @ www.xilinx.com/support					

^{1.} For a complete listing of supported devices, see the <u>release notes</u> for this core.

© Copyright 2011–2012 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA, AMBA Designer, ARM, ARM1176JZ-S, CoreSight, Cortex, and PrimeCell are trademarks of ARM in the EU and other countries. All other trademarks are the property of their respective owners.

^{2.} Four BUFGs required on Virtex-6 devices, two on Kintex-7 devices.

For the supported versions of the tools, see the ISE Design Suite 14: Release Notes Guide.



Overview

JESD204 is a high-speed serial interface designed to connect Analog-to-Digital Converter (ADCs) and Digital-to-Analog Converter (DACs) to logic devices. The JESD204 interface is specified in the *JEDEC JESD204A Specification 2008* [Ref 1] and the *JEDEC JESD204B Specification 2011* [Ref 2]. Figure 1 and Figure 2 illustrate how the JESD204 provides the interface between an ADC/DAC and user logic over an example 4 lane interface.

Applications




Figure 1: ADC Application




Figure 2: DAC Application



Functional Description




Figure 3: Transmitter

Transmitter

Figure 3 shows the block diagram for the transmitter of the JESD204 core. The main blocks are:

- AXI4-Stream interface for each lane
- Initial Lane Alignment (ILA) sequence generation for each lane
- Scrambling for each lane
- Alignment character insertion logic for each lane
- Control state machine and Sync interface
- Transceiver wrapper logic
- Block level wrapper






Figure 4: Receiver

Receiver

Figure 4 shows the block diagram for the receiver of the JESD204 core. The main blocks are:

- AXI4-Stream interface for each lane
- ILA capture for each lane
- Descrambling for each lane
- Alignment character detection and replacement logic for each lane
- Control state machine and Sync interface
- Transceiver wrapper logic
- Block level wrapper

References

To search for Xilinx documentation, go to www.xilinx.com/support.

To search for JESD204 documentation, go to www.jedec.org

For a glossary of technical terms used in Xilinx documentation, see: www.xilinx.com/company/terms.htm.

- 1. JEDEC JESD204A April, 2008
- 2. JEDEC JESD204B July, 2011
- 3. Xilinx AXI Reference Guide (UG761)



Support

Xilinx provides technical support for this LogiCORE IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled *DO NOT MODIFY*.

Ordering Information

A free evaluation version of the core is provided with the Xilinx CORE Generator tool, which lets you assess the core functionality and demonstrates the various interfaces of the core in simulation. After purchase, the core can be downloaded from the Xilinx IP Center for use with CORE Generator v14.1. CORE Generator is bundled with ISE® Design Suite v14.1 at no additional charge.

Contact your Xilinx sales representative for pricing and availability about the JESD204 core or go to the JESD204 product page for additional information.

Revision History

The following table shows the revision history for this document:

Date	Version	Description of Revisions		
10/19/11	1.0	Initial Xilinx Release		
04/24/12	2.0	Version 2.1 of core. ISE Release 14.1. Add 8 lanes, transceiver sharing and increase line rate to 10.3125 Gb/s.		

Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at http://www.xilinx.com/warranty.htm; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: http://www.xilinx.com/warranty.htm#critapps.