UltraScale Architecture Gen3 Integrated Block for PCI Express v4.1

LogiCORE IP Product Guide

Vivado Design Suite

PG156 January 29, 2016

Table of Contents

[IP Facts](#page-3-0)

[Chapter 1: Overview](#page-4-0)

[Chapter 2: Product Specification](#page-9-0)

[Chapter 3: Designing with the Core](#page-73-0)

[Chapter 4: Design Flow Steps](#page-194-0)

[Chapter 5: Example Design](#page-221-0)

[Chapter 6: Test Bench](#page-244-0)

[Appendix A: Migrating and Upgrading](#page-260-0)

[Appendix B: GT Locations](#page-276-0)

[Appendix C: Managing Receive-Buffer Space for Inbound Completions](#page-309-0)

[Appendix D: Debugging](#page-317-0)

[Appendix E: Additional Resources and Legal Notices](#page-321-0)

IP Facts

Introduction

The Xilinx® UltraScale Architecture Gen3 Integrated Block for PCIe® solution IP core is a high-bandwidth, scalable, and reliable serial interconnect building block solution for use with UltraScale™ architecture-based devices. The Integrated Block for PCI Express (PCIe) solution supports 1-lane, 2-lane, 4-lane, and 8-lane Endpoint configurations, including Gen1 (2.5 GT/s), Gen2 (5.0 GT/s) and Gen3 (8 GT/s) speeds. It is compliant with *PCI Express Base Specification*, *rev. 3.0* [\[Ref 2\].](#page-321-3) This solution supports the AXI4-Stream interface for the customer user interface.

PCI Express offers a serial architecture that alleviates many limitations of parallel bus architectures by using clock data recovery (CDR) and differential signaling. Using CDR (as opposed to source synchronous clocking) lowers pin count, enables superior frequency scalability, and makes data synchronization easier. PCI Express technology, adopted by the PCI-SIG® as the next generation PCI™, is backward-compatible to the existing PCI software model.

With higher bandwidth per pin, low overhead, low latency, reduced signal integrity issues, and CDR architecture, the integrated block sets the industry standard for a high-performance, cost-efficient PCIe solution.

The UltraScale Architecture Gen3 Integrated Block for PCIe solution is compatible with industry-standard application form factors such as the PCI Express Card Electromechanical (CEM) v3.0 and the PCI Industrial Computer Manufacturers Group (PICMG) v3.4 specifications [\[Ref 2\].](#page-321-3)

For a list of features, see [Feature Summary](#page-6-1).

Notes:

- 1. For a complete list of supported devices, see the Vivado IP catalog.
- 2. For the supported versions of the tools, see the [Xilinx Design Tools: Release Notes Guide](http://www.xilinx.com/cgi-bin/docs/rdoc?v=2015.4;t=vivado+release+notes).

Chapter 1

Overview

The UltraScale Architecture Gen3 Integrated Block for PCIe® core is a reliable, high-bandwidth, scalable serial interconnect building block for use with UltraScale™ FPGAs. The core instantiates the integrated block found in UltraScale devices.

[Figure 1-1](#page-5-0) shows the interfaces for the core.

Figure 1-1: **UltraScale Architecture Gen3 Integrated Block for PCIe Interfaces**

Feature Summary

The core is a high-bandwidth, scalable, and flexible general-purpose I/O core for use with most UltraScale devices. The GTH transceivers in the Integrated Block for PCI Express (PCIe®) solution support 1-lane, 2-lane, 4-lane, and 8-lane operation, running at 2.5 GT/s (Gen1), 5.0 GT/s (Gen2), and 8.0 GT/s (Gen3) line speeds. Endpoint configurations are supported.

The customer user interface is compliant with the AMBA® AXI4-Stream interface. This interface supports separate Requester, Completion, and Message interfaces. It allows for flexible data alignment and parity checking. Flow control of data is supported in the receive and transmit directions. The transmit direction additionally supports discontinuation of in-progress transactions. Optional back-to-back transactions use straddling to provide greater link bandwidth.

The key features of the core are:

- High-performance, highly flexible, scalable, and reliable general-purpose I/O core
	- ° Compliant with the *PCI Express Base Specification, rev. 3.0* [\[Ref 2\]](#page-321-3)
	- ° Compatible with conventional PCI software model
- GTH transceivers
	- ° 2.5 GT/s, 5.0 GT/s, and 8.0 GT/s line speeds
	- ° 1-lane, 2-lane, 4-lane, and 8-lane operation
- Endpoint configuration
- Multiple Function and Single-Root I/O Virtualization in the Endpoint configuration
	- ° Two physical functions
	- ° Six virtual functions
- Standardized user interface(s)
	- ° Compliant to AXI4-Stream
	- ° Separate Requester, Completion, and Message interfaces
	- ° Flexible Data Alignment
	- Parity generation and checking on AXI4-Stream interfaces
	- ° Easy-to-use packet-based protocol
	- ° Full-duplex communication enabling
	- ° Optional back-to-back transactions to enable greater link bandwidth utilization

- Support for flow control of data and discontinuation of an in-process transaction in transmit direction
- ° Support for flow control of data in receive direction
- Compliant with PCI and PCI Express power management functions
- Optional Tag Management feature
- Maximum transaction payload of up to 1024 bytes
- End-to-End Cyclic Redundancy Check (ECRC)
- Advanced Error Reporting (AER)
- Multi-Vector MSI for up to 32 vectors and MSI-X
- Atomic operations and TLP processing hints

Applications

The core architecture enables a broad range of computing and communications target applications, emphasizing performance, cost, scalability, feature extensibility and mission-critical reliability. Typical applications include:

- Data communications networks
- Telecommunications networks
- Broadband wired and wireless applications
- Network interface cards
- Chip-to-chip and backplane interface cards
- Server add-in cards for various applications

Unsupported Features

The integrated block does not implement the Address Translation Service, but allows its implementation in external soft logic.

Switch ports and the Resizable BAR Extended Capability are not supported.

Licensing and Ordering Information

The UltraScale Architecture Gen3 Integrated Block for PCIe core is provided at no additional cost with the Vivado Design Suite under the terms of the [Xilinx End User License.](http://www.xilinx.com/cgi-bin/docs/rdoc?d=end-user-license-agreement.txt) Information about this and other Xilinx® LogiCORE™ IP modules is available at the [Xilinx](http://www.xilinx.com/products/intellectual-property.html) [Intellectual Property](http://www.xilinx.com/products/intellectual-property.html) page. For information about pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your [local Xilinx sales representative.](http://www.xilinx.com/about/contact.html)

For additional information about the core, see the [UltraScale Gen3 Integrated Block for PCIe](http://www.xilinx.com/products/intellectual-property/ultrascale_gen3_pciexpress.html) [Express](http://www.xilinx.com/products/intellectual-property/ultrascale_gen3_pciexpress.html) product page.

Chapter 2

Product Specification

Standards Compliance

The UltraScale Architecture Gen3 Integrated Block for PCIe solution is compatible with industry-standard application form factors such as the PCI Express® Card Electromechanical (CEM) v3.0 and the PCI™ Industrial Computer Manufacturers Group (PICMG) 3.4 specifications [\[Ref 2\].](#page-321-3)

Resource Utilization

Resources required for the UltraScale Architecture Gen3 Integrated Block for PCIe core have been estimated for the Kintex® UltraScale™ devices ([Table 2-1](#page-9-4)). These values were generated using the Vivado® Design Suite. The resources listed in [Table 2-1](#page-9-4) are for Gen3 speeds.

| | | | | Lanes GTHE3 FF ⁽¹⁾ LUT ⁽¹⁾ CMPS ⁽³⁾ | RX Completion | RX Request TX Replay | | | Block RAM Usage |
|----------------|---------------|------|-----|--|-------------------------|--|------|----|------------------------|
| | | | | | Buffer Size (KB) | Buffer Size Buffer Size (KB) | (KB) | | RAMB18 RAMB36 |
| X1 | | 389 | 146 | $128 -$ | 16 | 8 | 8 | 12 | |
| X ₂ | \mathcal{P} | 674 | 227 | | 16 | | | 12 | |
| X4 | 4 | 1244 | 373 | 1024 | 16 | | | 12 | |
| X8 | 8 | 2388 | 670 | | 16 | | | 12 | |

Table 2-1: **Resource Estimates**

Notes:

- 1. Numbers are for the default core configuration. Actual LUT and FF utilization values vary based on specific configurations.
- 2. Numbers are based on the Production version of the IP.
- 3. Capability Maximum Payload Size (CMPS).

Available Integrated Blocks for PCI Express

[Table 2-2](#page-10-1) lists the integrated blocks for PCI Express available for use in FPGAs containing multiple integrated blocks. In some cases, not all integrated blocks can be used due to lack of bonded GTH transceiver sites adjacent to the integrated block.

| Device Selection | PCI Express block location | | | | | | |
|-------------------------|-----------------------------------|------|-------------|--------------------|-------------|-------------|--------------------|
| Device | Package | XOYO | X0Y1 | X0Y2 | X0Y3 | X0Y4 | X0Y5 |
| XCKU025 | FFVA1156 | Yes | | | | | |
| | FBVA676 | Yes | Yes | Yes ⁽²⁾ | | | |
| XCKU035 ⁽¹⁾ | FBVA900 | Yes | Yes | Yes ⁽²⁾ | | | |
| | FFVA1156 | Yes | Yes | Yes ⁽²⁾ | | | |
| | SFVA784 | Yes | | | | | |
| | FBVA676 | Yes | Yes | Yes ⁽²⁾ | | | |
| | FBVA900 | Yes | Yes | Yes ⁽²⁾ | | | |
| XCKU040 | FFVA1156 | Yes | Yes | Yes | | | |
| | SFVA784 | Yes | | | | | |
| | FFVA1156 | Yes | Yes | Yes | | | |
| XCKU060 | FFVA1517 | Yes | Yes | Yes | | | |
| | FLVA1517 | Yes | Yes | Yes | Yes | Yes | |
| XCKU085 | FLVB1760 | Yes | Yes | Yes | Yes | Yes | |
| | FLVF1924 | Yes | Yes | Yes | Yes | Yes | |
| | FFVB1760 | Yes | Yes | Yes | Yes | | |
| XCKU095 | FFVB2104 | Yes | Yes | Yes | Yes | | |
| | FFVA1156 | Yes | Yes | Yes | | | |
| | FFVC1517 | Yes | Yes | Yes | $Yes^{(2)}$ | | |
| | FLVA1517 | Yes | Yes | Yes | Yes | Yes | Yes ⁽²⁾ |
| | FLVB1760 | Yes | Yes | Yes | Yes | Yes | Yes |
| | FLVF1924 | Yes | Yes | Yes | Yes | Yes | Yes |
| XCKU115 | FLVD1924 | Yes | Yes | Yes ⁽²⁾ | Yes | Yes | Yes |
| | FLVD1517 | Yes | Yes | Yes | Yes | Yes | Yes |
| | FLVA2104 | Yes | Yes | Yes | Yes | Yes | Yes |
| | FLVB2104 | Yes | Yes | Yes | Yes | Yes | Yes |
| XCVU065 | FFVC1517 | Yes | Yes | | | | |

Table 2-2: **Available Integrated Blocks for PCI Express**

Table 2-2: **Available Integrated Blocks for PCI Express** *(Cont'd)*

Notes:

1. The software supports only two PCIe blocks for XCKU035 devices (for non SFVA784 packages), and four PCIe blocks for XCVU160/FLGC2104 devices.

2. Available only when the device/package migration option **Enable GT Quad selection** is selected. See [Package](#page-270-1) [Migration of UltraScale Architecture PCI Express Designs.](#page-270-1)

Notes:

1. The **Core Clock Frequency** option must be set to **250 MHz** for -1LV and -1L speed grades. The **Core Clock Frequency** option set to **500 MHz** is supported for -3 and -2 speed grades only.

- 2. Gen3x8 is possible for -1, -1H and -1HV speed grades, depending on user design, but may require additional timing closure efforts. Gen3x8 is not supported for -1L and -1LV (0.9V and 0.95V) speed grade.
- 3. Engineering Samples (ES) may have additional restrictions. For more information, see the corresponding errata documents.

GT Locations

The recommended GT locations for the available UltraScale-based architecture FPGA part and package combinations are available in [Appendix B, GT Locations.](#page-276-2) The FPGA package pins are derived directly from the GT X-Y locations listed in the appendix. The Vivado Design Suite provides an XDC for the selected part and package that matches the contents of the tables.

For the recommended list of GT locations, see:

- [Kintex UltraScale Device GT Locations](#page-276-3)
- [Virtex UltraScale Device GT Locations](#page-293-1)

Port Descriptions

This section provides detailed port descriptions for the following interfaces:

- [AXI4-Stream Core Interfaces](#page-13-0)
- [Other Core Interfaces](#page-26-0)

^{4.} Speed grades -1L, -1LV are supported only for Kintex UltraScale devices. Speed grades -1H and -1HV are supported only for Virtex UltraScale devices.

AXI4-Stream Core Interfaces

In addition to status and control interfaces, the core has four required AXI4-Stream interfaces used to transfer and receive transactions, which are described in this section.

Completer reQuest (CQ) Interface

The Completer reQuest (CQ) interface are the ports through which all received requests from the link are delivered to the user application. [Table 2-4](#page-13-1) defines the ports in the CQ interface of the core. In the Width column, DW denotes the configured data bus width (64, 128, or 256 bits).

| Port | Direction | Width | Description |
|------------------|------------------|--------------|--|
| m_axis_cq_tdata | Output | DW | Transmit Data from the CQ Interface. Only the lower 128 bits are to be used when the interface width is 128 bits, and only the lower 64 bits are to be used when the interface width is 64 bits. Bits [255:128] are set permanently to 0 by the core when the interface width is configured as 128 bits, and bits [255:64] are set permanently to 0 when the interface width is configured as 64 bits. |
| m_axis_cq_tuser | Output | 85 | CQ User Data. This set of signals contains sideband information for the TLP being transferred. These signals are valid when m_axis_cq_tvalid is High. Table 2-5, page 16 describes the individual signals in this set. |
| m_axis_cq_tlast | Output | 1 | TLAST indication for CQ Data. The core asserts this signal in the last beat of a packet to indicate the end of the packet. When a TLP is transferred in a single beat, the core sets this signal in the first beat of the transfer. |
| m_axis_cq_tkeep | Output | DW/32 | TKEEP indication for CQ Data. The assertion of bit i of this bus during a transfer indicates to the user application that Dword i of the m_axis_cq_tdata bus contains valid data. The core sets this bit to 1 contiguously for all Dwords starting from the first Dword of the descriptor to the last Dword of the payload. Thus, m_axis_cq_tdata is set to all 1s in all beats of a packet, except in the final beat when the total size of the packet is not a multiple of the width of the data bus (both in Dwords). This is true for both Dword-aligned and address-aligned modes of payload transfer. Bits [7:4] of this bus are set permanently to 0 by the core when the interface width is configured as 128 bits, and bits [7:2] are set permanently to 0 when the interface width is configured as 64 bits. |
| m_axis_cq_tvalid | Output | $\mathbf{1}$ | CQ Data Valid. The core asserts this output whenever it is driving valid data on the m_axis_cq_tdata bus. The core keeps the valid signal asserted during the transfer of a packet. The user application can pace the data transfer using the m_axis_cq_tready signal. |

Table 2-4: **Completer reQuest Interface Port Descriptions**

Table 2-4: **Completer reQuest Interface Port Descriptions** *(Cont'd)*

Table 2-5: **Sideband Signal Descriptions in m_axis_cq_tuser**

| Bit Index | Name | Width | Description |
|------------------|-----------------|-------|---|
| 42 | tph_present | 1 | This bit indicates the presence of a Transaction Processing Hint (TPH) in the request TLP being delivered across the interface. This bit is valid when sop and m_axis_cq_tvalid are both High. |
| 44:43 | $tph_type[1:0]$ | 2 | When a TPH is present in the request TLP, these two bits provide the value of the PH[1:0] field associated with the hint. These bits are valid when sop and m_axis_cq_tvalid are both High. |
| 52:45 | tph_st_tag[7:0] | 8 | When a TPH is present in the request TLP, this output provides the 8-bit Steering Tag associated with the hint. These bits are valid when sop and m_axis_cq_tvalid are both High. |
| 84:53 | parity | 32 | Odd parity for the 256-bit transmit data. Bit <i>i</i> provides the odd parity computed for byte <i>i</i> of m_axis_cq_tdata. Only the lower 16 bits are to be used when the interface width is 128 bits, and only the lower 8 bits are to be used when the interface width is 64 bits. Bits [31:16] are set permanently to 0 by the core when the interface width is configured as 128 bits, and bits [31:8] are set permanently to 0 when the interface width is configured as 64 bits. |

Table 2-5: **Sideband Signal Descriptions in m_axis_cq_tuser** *(Cont'd)*

Completer Completion (CC) Interface

The Completer Completion (CC) interface are the ports through which completions generated by the user application responses to the completer requests are transmitted. You can process all Non-Posted transactions as split transactions. That is, it can continue to accept new requests on the Requester Completion interface while sending a completion for a request.[Table 2-6](#page-16-0) defines the ports in the CC interface of the core. In the Width column, DW denotes the configured data bus width (64, 128, or 256 bits).

| Port | Direction | Width | Description |
|--------------------------|-----------|-----------|--|
| s_axis_cc_tdata | Input | DW | Completer Completion Data bus. Completion data from the user application to the core. Only the lower 128 bits are to be used when the interface width is 128 bits, and only the lower 64 bits are to be used when the interface width is 64 bits. |
| s_axis_cc_tuser | Input | 33 | Completer Completion User Data. This set of signals contain sideband information for the TLP being transferred. These signals are valid when s_axis_cc_tvalid is High. Table 2-7, page 18 describes the individual signals in this set. |
| s_axis_cc_tlast Input | | | TLAST indication for Completer Completion Data. The user application must assert this signal in the last cycle of a packet to indicate the end of the packet. When the TLP is transferred in a single beat, the user applicationmust set this bit in the first cycle of the transfer. |

Table 2-6: **CC Interface Port Descriptions**

Table 2-6: **CC Interface Port Descriptions** *(Cont'd)*

Table 2-7: **Sideband Signal Descriptions in s_axis_cc_tuser**

Table 2-7: **Sideband Signal Descriptions in s_axis_cc_tuser** *(Cont'd)*

Requester reQuest (RQ) Interface

The Requester reQuest (RQ) interface are the ports through which the user application generates requests to remote PCIe® devices. [Table 2-8](#page-18-0) defines the ports in the RQ interface of the core. In the Width column, DW denotes the configured data bus width (64, 128, or 256 bits).

Table 2-8: **RQ Interface Port Descriptions**

Table 2-8: **RQ Interface Port Descriptions** *(Cont'd)*

Table 2-8: **RQ Interface Port Descriptions** *(Cont'd)*

Table 2-9: **Sideband Signal Descriptions in s_axis_rq_tuser** *(Cont'd)*

Table 2-9: **Sideband Signal Descriptions in s_axis_rq_tuser** *(Cont'd)*

Requester Completion (RC) Interface

The Requester Completion (RC) interface are the ports through which the completions received from the link in response to your requests are presented to the user application. [Table 2-10](#page-23-0) defines the ports in the RC interface of the core. In the Width column, DW denotes the configured data bus width (64, 128, or 256 bits).

Table 2-10: **RC Interface Port Descriptions**

Table 2-10: **RC Interface Port Descriptions** *(Cont'd)*

Table 2-11: **Sideband Signal Descriptions in m_axis_rc_tuser**

Table 2-11: **Sideband Signal Descriptions in m_axis_rc_tuser** *(Cont'd)*

Other Core Interfaces

The core also provides the interfaces described in this section.

Transmit Flow Control Interface

The Transmit Flow Control interface is used by the user application to request which flow control information the core provides. This interface provides the Posted/Non-Posted Header Flow Control Credits, Posted/Non-Posted Data Flow Control Credits, the Completion Header Flow Control Credits, and the Completion Data Flow Control Credits to the user application based on the setting flow control select input to the core.

[Table 2-12](#page-26-1) defines the ports in the Transmit Flow Control interface of the core.

Table 2-12: **Transmit Flow Control Interface Port Descriptions**

| Port | Direction | Width | Description |
|-----------------|------------------|-------|---|
| pcie_tfc_nph_av | Output | 2 | Transmit flow control Non-Posted header credits available. This output indicates the currently available header credit for Non-Posted TLPs on the transmit side of the core. The user logic can check this output before transmitting a Non-Posted request on the requester request interface, to avoid blocking the interface when no credit is available. The encodings are: • 00: No credits available • 01: 1 credit available • 10: 2 credits available • 11: 3 or more credits available Because of pipeline delays, the value on this output does not include the credit consumed by the Non-Posted requests in the last two clock cycles. The user logic must adjust the value on this output by the credit consumed by the Non-Posted requests it sent in the previous two clock cycles, if any. |
| pcie_tfc_npd_av | Output | 2 | Transmit flow control Non-Posted data credits available. This output indicates the currently available payload credit for Non-Posted TLPs on the transmit side of the core. The user logic can check this output before transmitting a Non-Posted request on the requester request interface, to avoid blocking the interface when no credit is available. The encodings are: • 00: No credits available • 01: 1 credit available • 10: 2 credits available • 11: 3 or more credits available Because of pipeline delays, the value on this output does not include the credit consumed by the Non-Posted requests sent by the user application in the last two clock cycles. The user logic must adjust the value on this output by the credit consumed by the Non-Posted requests it sent in the previous two clock cycles, if any. |

Configuration Management Interface

The Configuration Management interface is used to read and write to the Configuration Space Registers. [Table 2-13](#page-27-0) defines the ports in the Configuration Management interface of the core.

Configuration Status Interface

The Configuration Status interface provides information on how the core is configured, such as the negotiated link width and speed, the power state of the core, and configuration errors. [Table 2-14](#page-28-0) defines the ports in the Configuration Status interface of the core.

| Port | Direction Width | | Description |
|----------------------|-----------------|--------------|---|
| cfg_phy_link_down | Output | $\mathbf{1}$ | Configuration Link Down. Status of the PCI Express link based on the Physical Layer LTSSM. • 1b: Link is Down (LinkUp state variable is 0b) • Ob: Link is Up (LinkUp state variable is 1b) Note: Per the PCI Express Base Specification, rev. 3.0 [Ref 2], LinkUp is 1b in the Recovery, L0, L0s, L1, and L2 cfg_ltssm states. In the Configuration state, LinkUp can be 0b or 1b. It is always 0b when the Configuration state is reached using Detect > Polling > Configuration. LinkUp is 1b if the configuration state is reached through any other state transition. Note: While reset is asserted, the output of this signal are 0b until reset is released. |
| cfg_phy_link_status | Output | 2 | Configuration Link Status. Status of the PCI Express link. • 00b: No receivers detected • 01b: Link training in progress • 10b: Link up, DL initialization in progress • 11b: Link up, DL initialization completed |
| cfg_negotiated_width | Output | 4 | Configuration Link Status. Negotiated Link Width: PCI Express Link Status register, Negotiated Link Width field. This field indicates the negotiated width of the given PCI Express Link and is valid when $cfg_phy_link_status[1:0] == 11b$ (DL Initialization is complete). Negotiated Link Width values: \cdot 0001b = x1 \cdot 0010b = x2 \cdot 0100b = x4 • $1000b = x8$ Other values are reserved. |
| cfg_current_speed | Output | 3 | Current Link Speed. This signal outputs the current link speed from Link Status register bits 1 down to 0. This field indicates the negotiated Link speed of the given PCI Express Link. • 001b: 2.5 GT/s PCI Express Link • 010b: 5.0 GT/s PCI Express Link • 100b: 8.0 GT/s PCI Express Link |

Table 2-14: **Configuration Status Interface Port Descriptions**

Configuration Received Message Interface

The Configuration Received Message interface indicates to the logic that a decodable message from the link, the parameters associated with the data, and the type of message have been received. [Table 2-15](#page-34-0) defines the ports in the Configuration Received Message interface of the core.

| Port | Direction | Width | Description |
|-----------------------|-----------|-------|---|
| cfg_msg_received | Output | | Configuration Received a Decodable Message. The core asserts this output for one or more consecutive clock cycles when it has received a decodable message from the link. The duration of its assertion is determined by the type of message. The core transfers any parameters associated with the message on the cfg_msg_data[7:0]output in one or more cycles when cfg_msg_received is High. Table 3-13 lists the number of cycles of cfg_msg_received assertion, and the parameters transferred on cfg_msg_data[7:0] in each cycle, for each type of message. The core inserts at least a one-cycle gap between two consecutive messages delivered on this interface. This output is active only when the AXISTEN_IF_ENABLE_RX_MSG_INTFC attribute is set. The Configuration Received Message interface must be enabled during core configuration in the Vivado IDE. |
| cfg_msg_received_data | Output | 8 | This bus is used to transfer any parameters associated with the Received Message. The information it carries in each cycle for various message types is listed in Table 3-13. |

Table 2-15: **Configuration Received Message Interface Port Descriptions**

Table 2-15: **Configuration Received Message Interface Port Descriptions** *(Cont'd)*

Configuration Transmit Message Interface

The Configuration Transmit Message interface is used by the user application to transmit messages to the core. The user application supplies the transmit message type and data information to the core, which responds with the Done signal. [Table 2-16](#page-35-0) defines the ports in the Configuration Transmit Message interface of the core.

Table 2-16: **Configuration Transmit Message Interface Port Descriptions**

| Port | Direction Width | | Description |
|-----------------------|-----------------|---|---|
| cfg_msg_transmit | Input | 1 | Configuration Transmit Encoded Message. This signal is asserted together with cfg_msg_transmit_type, which supplies the encoded message type and cfg_msg_transmit_data, which supplies optional data associated with the message, until cfg_msg_transmit_done is asserted in response. |
| cfg_msg_transmit_type | Input | 3 | Configuration Transmit Encoded Message Type. Indicates the type of PCI Express message to be transmitted. Encodings supported are: • 000b: Latency Tolerance Reporting (LTR) 001b: Optimized Buffer Flush/Fill (OBFF) 010b: Set Slot Power Limit (SSPL) 011b: Power Management (PM PME) 100b -111b: Reserved |

Table 2-16: **Configuration Transmit Message Interface Port Descriptions** *(Cont'd)*

Configuration Flow Control Interface

[Table 2-17](#page-36-0) defines the ports in the Configuration Flow Control interface of the core.

| Port | Direction | Width | Description |
|------------|-----------|--------------|---|
| cfg_fc_ph | Output | R | Posted Header Flow Control Credits. This output provides the number of Posted Header Flow Control Credits. This multiplexed output can be used to bring out various flow control parameters and variables related to Posted Header Credit maintained by the core. The flow control information to bring out on this core is selected by the $cfg_fc_sel[2:0]$ input. |
| cfg_fc_pd | Output | 12 | Posted Data Flow Control Credits. This output provides the number of Posted Data Flow Control Credits. This multiplexed output can be used to bring out various flow control parameters and variables related to Posted Data Credit maintained by the core. The flow control information to bring out on this core is selected by the $cfg_fc_sel[2:0]$ input. |
| cfg_fc_nph | Output | 8 | Non-Posted Header Flow Control Credits. This output provides the number of Non-Posted Header Flow Control Credits. This multiplexed output can be used to bring out various flow control parameters and variables related to Non-Posted Header Credit maintained by the core. The flow control information to bring out on this core is selected by the cfg_fc_sel[2:0] input. |

Table 2-17: **Configuration Flow Control Interface Port Descriptions**

Table 2-17: **Configuration Flow Control Interface Port Descriptions** *(Cont'd)*

Per Function Status Interface

The Function Status interface provides status data as requested by the user application through the selected function. [Table 2-18](#page-38-0) and [Table 2-19](#page-38-1) define the ports in the Function Status interface of the core.

Table 2-18: **Overview of Function Status Interface Port Descriptions**

Configuration Control Interface

The Configuration Control interface signals allow a broad range of information exchange between the user application and the core. The user application uses this interface to do the following:

- Set the configuration space.
- Indicate if a correctable or uncorrectable error has occurred.
- Set the device serial number.
- Set the downstream bus, device, and function number.
- Receive per function configuration information.

This interface also provides handshaking between the user application and the core when a Power State change or function level reset occurs.

[Table 2-20](#page-48-0) defines the ports in the Configuration Control interface of the core.

Configuration Interrupt Controller Interface

The Configuration Interrupt Controller interface allows the user application to set Legacy PCIe interrupts, MSI interrupts, or MSI-X interrupts. The core provides the interrupt status on the configuration interrupt sent and fail signals. [Table 2-21](#page-52-0) defines the ports in the Configuration Interrupt Controller interface of the core.

Configuration Extend Interface

The Configuration Extend interface allows the core to transfer configuration information with the user application when externally implemented configuration registers are implemented. [Table 2-22](#page-57-0) defines the ports in the Configuration Extend interface of the core.

Table 2-22: **Configuration Extend Interface Port Descriptions**

Clock and Reset Interface

Fundamental to the operation of the core, the Clock and Reset interface provides the system-level clock and reset to the core as well as the user application clock and reset signal. [Table 2-23](#page-58-0) defines the ports in the Clock and Reset interface of the core.

| Port | Direction | Width | Description |
|----------------------------|------------------|--------------|--|
| user_clk | Output | $\mathbf{1}$ | User clock output (62.5, 125, or 250 MHz). This clock has a fixed frequency and is configured in the Vivado® Integrated Design Environment (IDE). |
| user reset | Output | $\mathbf{1}$ | This signal is deasserted synchronously with respect to user_clk. It is deasserted and asserted asynchronously with sys_reset assertion. |
| sys_clk | Input | | Reference clock. This clock has a selectable frequency of 100 MHz, 125 MHz, or 250 MHz. |
| sys_clk_gt | Input | $\mathbf{1}$ | PCIe reference clock for GT. This clock must be driven directly from IBUFDS_GTE3 (same definition and frequency as sys_clk). This clock has a selectable frequency of 100 MHz, 125 MHz, or 250 MHz, which is the same as in sys_clk. |
| sys_reset | Input | $\mathbf{1}$ | Fundamental reset input to the core (asynchronous). This input is active-Low by default to match the PCIe edge connector reset polarity. You can reset to active-High using an option in the Vivado IDE, but this can result in incompatibility with the PCIe edge connector. Dedicated routing between the FPGA PERSTN0 package pin and the PCIe integrated block is enabled by default where available. Table 3-3 identifies the PCIe sites and their corresponding dedicated sys_reset IOB location. No other PCIe integrated block locations have dedicated sys_reset connections. Use the dedicated routing and the associated IOB when possible. To use another sys_reset pin location, the Use the dedicated PERST routing resources parameter must be disabled in the Vivado IDE. In addition, use the PERSTN1 package pin for the sys_reset location of endpoint configurations for PCIe sites not listed in Table 3-3. |
| pcie_perstn0_out Output | | $\mathbf{1}$ | Output that is a direct pass-through from the PERSTN0 package pin through the sys_reset input port for the PCIe site listed in Table 3-3. This port is only available when dedicated routing (through the Use the dedicated PERST routing resources parameter) is enabled (default), and sys_reset is driven by the PERSTN0 package pin. For all other configurations and PCIe locations, this port should not be connected. |

Table 2-23: **Clock and Reset Interface Port Descriptions**

Table 2-23: **Clock and Reset Interface Port Descriptions** *(Cont'd)*

The PERSTN0/PERSTN1 package pins and the reset input ports described in [Table 2-23](#page-58-0) are used for dedicated PCIe reset routing. These are dedicated ports from the PERSTN package pins to specific PCIe integrated block locations. Users who need Tandem Configuration support should use these pins as described in [Table 2-23.](#page-58-0) The general quidelines for using PERSTN0 and PERSTN1 pins are as follows:

- Root Port configurations may use any pin to drive the edge connector reset.
- Endpoint configurations should always use PERSTN0 as PCIe edge connector reset input pin if dedicated routing is available (see [Table 3-3\)](#page-91-0).
- Endpoint configurations should give priority to PERSTN1 as the PCIe edge connector reset input pin, if dedicated reset routing is not available, but may use any pin as desired.

PCI Express Interface

The PCI Express (PCI_EXP) interface consists of differential transmit and receive pairs organized in multiple lanes. A PCI Express lane consists of a pair of transmit differential signals (pci_exp_txp, pci_exp_txn) and a pair of receive differential signals {pci_exp_rxp, pci_exp_rxn}. The 1-lane core supports only Lane 0, the 2-lane core supports lanes 0–1, the 4-lane core supports lanes 0-3, and the 8-lane core supports lanes 0–7. Transmit and receive signals of the PCI_EXP interface are defined in [Table 2-24](#page-60-0).

Attribute Descriptions

User Interface

[Table 2-25](#page-62-0) lists the configuration attributes controlling the operation of the user interface of the core.

Table 2-25: **Configuration Attributes of the Integrated Block User Interface** *(Cont'd)*

Table 2-26: **AXISTEN_IF_ENABLE_MSG_ROUTE Attribute Bit Descriptions**

Configuration Space

The PCI configuration space consists of three primary parts, illustrated in [Table 2-27.](#page-66-0) These include:

- Legacy PCI v3.0 Type 0/1 Configuration Space Header
	- Type 0 Configuration Space Header used by Endpoint applications (see [Table 2-28\)](#page-71-0)
	- ° Type 1 Configuration Space Header used by Root Port applications (see [Table 2-29](#page-72-0))
- Legacy Extended Capability Items
	- PCIe Capability Item
	- Power Management Capability Item
	- ° Message Signaled Interrupt (MSI) Capability Item
	- MSI-X Capability Item (optional)
- PCIe Capabilities
	- ° Advanced Error Reporting Extended Capability Structure (AER)
	- ° Alternate Requestor ID (ARI) (optional)
	- ° Device Serial Number Extended Capability Structure (DSN) (optional)
	- ° Power Budgeting Enhanced
	- ° Capability Header (PB) (optional)
	- ° Resizable BAR (RBAR) (optional)
	- ° Latency Tolerance Reporting (LTR) (optional)
	- ° Dynamic Power Allocation (DPA) (optional)
	- ° Single Root I/O Virtualization (SR-IOV) (optional)
	- ° Transaction Processing Hints (TPH) (optional)
	- ° Virtual Channel Extended Capability Structure (VC) (optional)

- PCIe Extended Capabilities
	- ° Device Serial Number Extended Capability Structure (optional)
	- ° Virtual Channel Extended Capability Structure (optional)
	- ° Advanced Error Reporting Extended Capability Structure (optional)
	- ° Media Configuration Access Port (MCAP) Extended Capability Structure (optional)

The core implements up to four legacy extended capability items.

For more information about enabling this feature, see Chapter 4, Customizing and Generating the Core.

The core can implement up to ten PCI Express Extended Capabilities. The remaining PCI Express Extended Capability Space is available for users to implement. The starting address of the space available to users begins at 3DCh. If you choose to implement registers in this space, you can select the starting location of this space, and this space must be implemented in the user application.

For more information about enabling this feature, see Extended Capabilities 1 and Extended Capabilities 2 in Chapter 4.

Notes:

- 1. The MSI Capability Structure varies depending on the selections in the Vivado IDE.
- 2. Reserved for Endpoint configurations (returns 0x00000000).
- 3. The layout of the PCI Express Extended Configuration Space (100h-FFFh) can change dependent on which optional capabilities are enabled. This table represents the Extended Configuration space layout when all optional extended capability structures, except RBAR, are enabled.
- 4. Enabled by default if the SR-IOV option is enabled.

5. A detailed description of the MCAP registers and usage can be found in [AR 64761](http://www.xilinx.com/support/answers/64761.html).

Table 2-28: **Type 0 PCI Configuration Space Header**

Table 2-29: **Type 1 PCI Configuration Space Header**

Chapter 3

Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the core.

Shared Logic

This feature allows you to share common logic across multiple instances of PCIe® blocks or with other cores, with certain limitations. Shared logic minimizes the HDL modifications needed by locating the logic to be shared to the top module of the design. It also enables additional ports on the top module to facilitate sharing. Shared logic is applicable for both Endpoint mode and Root Port mode.

In the Vivado® Design Suite, the shared logic options are available in the Shared Logic page when customizing the core.

There are two types of logic sharing:

- Shared logic in the core
- Shared logic in the example design

In both cases, the GT_COMMON block is shared.

IMPORTANT: *For the Include Shared Logic in Example Design option to generate the corresponding modules in the support directory, you must run the Open IP Example Design command after the output products are generated. For the Include Shared Logic in Core (default) option, these modules are generated in the source directory.*

IMPORTANT: *The Shared Logic page is visible only when the link speed other than Gen1 is selected. In the shared logic feature, you can use only the QPLL1 block.*

- In the case of Gen1 speeds, the design uses CPLL, hence it cannot be shared and the shared logic feature is disabled.

- In the case of Gen2 speeds, QPLL1 or CPLL can be selected. If CPLL is selected (using the PLL Type option on GT Settings Page) the Shared Logic page is disabled.

Shared Logic in the Core

This feature allows sharing of the GT_COMMON block while it is still internal to the core (not at the support wrapper). Enable it by selecting **Include Shared Logic in Core** in the Shared Logic page (the default option).

Figure 3-1: **Shared Logic in the Core**

Shared GT_COMMON

A quad phase-locked loop (QPLL) in GT_COMMON can serve a quad of GT_CHANNEL instances. If the PCIe core is configured as X1 or X2 and is using a QPLL, the remaining GT_CHANNEL instances can be used by other cores by sharing the same QPLL and GT_COMMON.

To use the shared GT_COMMON instances, select the **Include Shared Logic in example design** option on the Shared Logic tab. When this feature is selected, the GT_COMMON instance is moved from the pipe wrappers to the support wrapper of the example design. It also enables additional ports to the top level to facilitate sharing of GT_COMMON.

Shared logic for GT_COMMON helps conserve FPGA resources and also reduces dedicated clock routing within the single GT quad.

Shared GT_COMMON Use Case with GTH

Table 3-1: **Shared GT_COMMON Use Case**

Limitations

- GTH pipe wrappers reset the QPLL when the PCIe change the rate to Gen3. The sharing core must be able to handle this situation.
- Pipe wrappers commonly use a channel phase-locked loop (CPLL) for Gen1 or Gen2 PCIe, and QPLL for Gen3. If the Gen3 PCIe can operate at a lower speed, pipe wrappers might not require a QPLL.
- The settings of the GT_COMMON should not be changed because they are optimized for the PCIe core.

Figure 3-2: **Shared Logic in the Example Design**

Tandem Configuration

The UltraScale Architecture Gen3 Integrated Block for PCIe solution provides two alternative configuration methods to meet the time requirements indicated within the PCI Express Specification. The PCI Express Specification states that PERST# must deassert 100 ms after the *power good* of the systems has occurred, and a PCI Express port must be ready to link train no more than 20ms after PERST# has deasserted. This is commonly referred to as the *100 ms boot time* requirement. The two alternative methods for configuration are referred to as Tandem PROM and Tandem PCI Express (PCIe). These solutions have been explicitly designed for this specific goal. If other configuration flexibility is needed, such as dynamic modification of the user application, general Partial Reconfiguration should be considered instead of Tandem Configuration.

Both Tandem PROM and Tandem PCIe implement a two-stage configuration methodology. In Tandem PROM and Tandem PCIe, the stage 1 configuration memory cells that are critical to PCI Express operation are loaded through a local PROM. When these cells have been loaded, an FPGA start-up command is sent at the end of the stage 1 bitstream to the FPGA configuration controller. The partially configured FPGA then becomes active with the stage 1 bitstream contents. Stage 1 that contains a fully functional PCI Express port responds to traffic received during PCI Express enumeration while stage 2 is loaded into the FPGA. Included inside the stage 1 bitstream are the PCI Express integrated block, transceivers, block RAM, clocking resources, FPGA logic, and routing resources required to make the entire PCI Express port functional. Stage 2 consists of the user-specific application and the remaining clocking and I/O resources, which is basically the rest of the FPGA design. The mechanism for loading the stage 2 bitstream differs between Tandem PROM and Tandem PCIe.

Supported Devices

The UltraScale Architecture Gen3 Integrated Block for PCIe core and Vivado tool flow support implementations targeting Xilinx reference boards and specific part/package combinations.

For the Vivado Design Suite 2015.3 release, Tandem Configuration is available as a production solution for specific devices and as a beta solution for others. Bitstream generation is disabled until Production silicon is available and has been validated by Xilinx. Until then, you can implement designs and prepare for supported silicon. Contact Xilinx Support for more information on bitstream generation for Tandem solutions. Tandem Configuration supports the configurations found in [Table 3-2](#page-77-0).

Table 3-2: **Tandem PROM/PCIe Supported Configurations** *(Cont'd)*

Notes:

1. Beta support allows users to implement Tandem designs, but bitstream generation is not permitted.

Overview of Tandem Tool Flow

Tandem PROM and Tandem PCIe solutions are only supported in the Vivado Design Suite. The tool flow for both solutions is as follows:

- 1. Customize the core: select a supported device from [Table 3-2](#page-77-0), select the **Advanced** configuration **Mode** option, and select **Tandem** for the Tandem Configuration or Partial Reconfiguration option.
- 2. Generate the core.
- 3. Open the example project, and implement the example design.
- 4. Use the IP and XDC from the example project in your project, and instantiate the core.
- 5. Synthesize and implement your design.
- 6. Generate bit and then prom files.

As part of the Tandem flows, certain elements located outside of the PCIe core logic must also be brought up as part of the stage 1 bitstream. Vivado design rule checks (DRCs)

identify these situations and provide direction on how to resolve the issue. This normally consists of modifying or adding additional constraints to the design.

When the example design is created, an example XDC file is generated with certain constraints that need to be copied over into your XDC file for your specific project. The specific constraints are documented in the example design XDC file. In addition, this example design XDC file contains examples of how to set options for flash memory devices, such as BPI and SPI.

Tandem Configuration is supported only for the AXI4-Stream version of the core, and must be generated through the IP catalog.

When generating the PCIe IP, you will see there is no distinction between Tandem PROM and Tandem PCIe. Both methodologies generate the same IP core, so the selection in the Vivado IDE is simply **Tandem**. The divergence point is at the write_bitstream step, where a property (HD.TANDEM BITSTREAMS) defines whether one BIT file (Tandem PROM) or two BIT files (Tandem PCIe) are needed. The core and corresponding implementation results are identical.

Tandem with Field Updates

A new, forthcoming feature is the ability to dynamically update the user application while the PCIe link remains active. The **Tandem with Field Updates** selection for this feature can be seen, selected, and synthesized, but not implemented. This selection is shown in the Vivado IDE to alert designers that this feature is coming, and to note that the results through implementation will be different for Tandem versus Tandem with Field Updates. The Tandem bitstreams created without the Field Updates feature will not be compatible with the partial bitstreams that will be created later as Field Updates. For compatibility in silicon, all bitstreams must be synchronized with each other, and to do so, all bitstream must be implemented with all features (Tandem and Partial Reconfiguration) enabled from the beginning.

Tandem with Field Updates is Tandem Configuration (either Tandem PROM or Tandem PCIe) to initially configure the device when the power is turned on, followed by Partial Reconfiguration of a pre-defined region in the FPGA. This feature can be enabled in a Tandem IP core, and an example design can be created. The example design is meant to be the basis of a Tandem with Field Updates design, because a specific design structure is required. The example project also contains implementation scripts, because a non-project implementation flow is required.

Contact Xilinx Support for more information on this beta feature.

Tandem PROM

The Tandem PROM solution splits a bitstream into two parts and both of those parts are loaded from an onboard local configuration memory (typically, any PROM or flash memory device). The first part of the bitstream configures the PCI Express portion of the design and

the second part configures the rest of the FPGA. Although the design is viewed to have two unique stages, shown in [Figure 3-3,](#page-80-0) the resulting BIT file is monolithic and contains both stage 1 and stage 2.

Figure 3-3: **Tandem PROM Bitstream Load Steps**

Tandem PROM VCU108 Example Tool Flow

This section demonstrates the Vivado tool flow from start to finish when targeting the VCU108 reference board. Paths and pointers within this flow description assume the default component name "pcie3_ultrascale_0" is used.

- 1. Create a new Vivado project, and select a supported part/package shown in [Table 3-2](#page-77-0).
- 2. In the Vivado IP catalog, expand **Standard Bus Interfaces** > **PCI Express**, and double-click **UltraScale FPGA Gen3 Integrated Block for PCI Express** to open the Customize IP dialog box.

| | | c i wrapper_example - [/proj/XCOresults/ipco/bmartin/2014_3/tandemUs/0828_01_newMcapEnTest/vu/vu107/xcvu095-ffvd1924-2-e-es1_X0Y0_tprom_x4gen1_extGT/e/c_i_wrapper_e) = 0 X | | | | | | |
|--|---|---|--|--|--|--|--|--|
| | File Edit Flow Tools Window Layout View Help Q- Search commands | | | | | | | |
| 10 研究所 1 卷 ※ ∑ 厚 El Default Layout X δ write_bitstream Complete | | | | | | | | |
| Flow Navigator | Project Manager - c_i_wrapper_example | | | | | | | |
| QE美 | $ 2 \times$ Sources | \Box L^2 \times Σ Project Summary \times \downarrow IP Catalog \times | | | | | | |
| ⁴ Project Manager | 2. 因亲 3. 动 刘 图 | $\frac{1}{2}$ Search: Q_{τ} | | | | | | |
| Project Settings Add Sources F IP Catalog ▲ IP Integrator Create Block Design Open Block Design Generate Block Design 4 Simulation | O-D Design Sources (4) O-a, xilinx_pcie3_uscale_ep (xilinx_pcie_uscale_ep.v) (2) C_i_wrapper_support_i - c_i_wrapper_support (c_i_wra O-ve usgw_gt_common_0_i - c_i_wrapper_gt_common_w o-Gill c_i_wrapper_i - c_i_wrapper (c_i_wrapper.xci) o-oppcie_app_uscale_i - pcie_app_uscale (pcie_app_uscale Constraints (2) Simulation Sources (6) $\overline{1}$ \Box Hierarchy IP Sources Libraries Compile Order | -1 AXI4 VLNV Name Status License O-B Automotive & Industrial AXI Infrastructure EX OF BaselP EX OF Basic Elements ا \$" O-P Communication & Networking O-B Debug & Verification O-B Digital Signal Processing O-B Embedded Processing O-D FPGA Features and Design O-D Math Functions OL O- Memories & Storage Elements O- Standard Bus Interfaces 硌 | | | | | | |
| Simulation Settings Run Simulation | & Sources 9 Templates $ +$ $+$ \times IP Properties | O-D PCI Express L CF Ultrascale FPGA Gen3 Integrated Block for PCI Express AXI4-Stream Pre-Prod. Included xilinx.com O RapidlO | | | | | | |
| 4 RTL Analysis Open Elaborated Design | $+$ $+$ $\%$ $\&$ F Ultrascale FPGA Gen3 Integrated Block for PCI Express | L_{\bullet} s/PDIF AXI4, AXI4-Stream Pre-Prod Purchase xilinx.com O-D Video & Image Processing | | | | | | |
| 4 Synthesis Synthesis Settings Run Synthesis Open Synthesized Desigl Implementation | 3 ₁ Version: AXI4-Stream Interfaces: Description: The Xilinx Ultrascale Series Gen3 Integrated Bloc 8-lane) in conjunction with flexible Ultra series a Transceivers) and BRAM (Block RAMs) are used compliant PCI Express Endpoint. Status: Pre-Production \mathbb{F} | Details Ultrascale FPGA Gen3 Integrated Block for PCI Express Name: 3.1 Version: AXI4-Stream Interfaces: The Xilinx Ultrascale Series Gen3 Integrated Block for PCI Express (1-lane, 2-lane, 4-lane, and 8-lane) in Description: conjunction with flexible Ultra series architectural features such as integrated GTs (Gigabit Transceivers) and BRAM (Block RAMs) are used to implement a PCI Express Base Specification v3.0 compliant PCI Express Endpoint. | | | | | | |
| Implementation Settings Run Implementation Open Implemented Desi | $\overline{\mathbf{H}}$ Tcl Console 因 INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified | $ 2 \times$ | | | | | | |
| Frogram and Debug Bitstream Settings Generate Bitstream Open Hardware Manage | 隐 o \overline{A} Type a Tc1 command here ■ Tcl Console ● Messages ■ Log ■ Reports Design Runs | $\overline{}$ | | | | | | |
| IP: Ultrascale FPGA Gen3 Integrated Block for PCI Express | | | | | | | | |

Figure 3-4: **Vivado IP Catalog**

- 3. In the Customize IP dialog box **Basic** tab, ensure the following options are selected:
	- ° Mode: **Advanced**
	- ° PCIe Block Location: **X0Y0**
	- ° Tandem Configuration or Partial Reconfiguration: **Tandem**

Figure 3-5: **Tandem PROM**

- 4. Perform additional PCIe customizations, and click **OK** to generate the core.
- 5. Click **Generate** when asked about which Output Products to create.
- 6. In the Sources tab, right-click the core, and select **Open IP Example Design**.

A new instance of Vivado is created and the example design is automatically loaded into the Vivado IDE.

7. Run Synthesis and Implementation.

Click **Run Implementation** in the Flow Navigator. Select **OK** to run through synthesis first. The design runs through the complete tool flow and the result is a fully routed design that supports Tandem PROM.

8. Setup PROM or Flash settings.

Set the appropriate settings to correctly generate a bitstream for a PROM or flash memory device. In the PCIe core constraint file (e.g. xilinx_pcie3_uscale_ep_x8g3.xdc):

- ° Uncomment and customize (if needed) the constraints that define the configuration mode.
- . The one constraint that is required is CONFIG_MODE. For example: set_property CONFIG_MODE BPI16 [current_design]

For more information, see [Programming the Device, page 96](#page-95-0).

9. Generate the bitstream.

After Synthesis and Implementation is complete, click **Generate Bitstream** in the Flow Navigator. A bitstream supporting Tandem configuration is generated in the runs directory, for example: ./pcie_ultrascale_0_example.runs/impl/ xilinx pcie3 uscale ep tandem.bit.

IMPORTANT: *Bitstream generation is disabled until after silicon verification has completed. Devices marked Production in [Table 3-2](#page-77-0) have been verified and bitstream generation is enabled. Devices marked Beta can be implemented, but bitstream generation is restricted. Contact Xilinx for details.*

Note: You have the option of creating the first and stage 2 bitstreams independently. This flow allows you to control the loading of each stage through the JTAG interface for testing purposes. These bitstreams are the same as the ones used for the Tandem PCIe solution when loaded using JTAG. Attempting to load only the stage1 bitstream from flash memory does not work in hardware due to the difference in the HD.OVERRIDE_PERSIST setting that is used for Tandem PCIe designs.

set_property HD.TANDEM_BITSTREAMS SEPARATE [current_design]

The resulting bit files created are named xilinx_pcie3_uscale_ep_tandem1.bit and xilinx_pcie3_uscale_ep_tandem2.bit.

10. Generate the PROM file.

Run the following command in the Vivado **Tcl Console** to create a PROM file supported on the VCU108 development board.

write_cfgmem -format mcs -interface BPI -size 256 -loadbit "up 0x0 xilinx_pcie3_uscale_ep.bit" xilinx_pcie3_uscale_ep.mcs

Tandem PROM Summary

By using Tandem PROM, you can significantly reduce the amount of time required to configure the PCIe portion of a UltraScale architecture design. The UltraScale Architecture Gen3 Integrated Block for PCIe core manages many design details, allowing you to focus your attention on the user application.

Tandem PCIe

Tandem PCIe is similar to Tandem PROM. In the first stage bitstream, only the configuration memory cells that are necessary for PCI Express operation are loaded from the PROM. After the stage 1 bitstream is loaded, the PCI Express port is capable of responding to enumeration traffic. Subsequently, the stage 2 bitstream is transmitted through the PCI Express link. [Figure 3-6](#page-84-0) illustrates the bitstream loading flow.

Figure 3-6: **Tandem PCIe Bitstream Load Steps**

Tandem PCIe is similar to the standard model used today in terms of tool flow and bitstream generation. Two bitstreams are produced when running bitstream generation. One BIT file representing the stage 1 is downloaded into the PROM while the other BIT file representing the user application (stage 2) configures the remainder of the FPGA using the Media Configuration Access Port (MCAP).

Tandem PCIe VCU108 Example Tool Flow

This section demonstrates the Vivado tool flow from start to finish when targeting the VCU108 reference board. Paths and pointers within this flow description assume the default component name pcie3_ultrascale_0 is used.

- 1. When creating a new Vivado project, select a supported part/package shown in [Table 3-2](#page-77-0).
- 2. In the Vivado IP catalog, expand **Standard Bus Interfaces** > **PCI Express**, and double-click **UltraScale FPGA Gen3 Integrated Block for PCI Express** to open the Customize IP dialog box.

Figure 3-7: **Vivado IP Catalog**

- 3. In the Customize IP dialog box **Basic** tab, ensure the following options are selected:
	- ° Mode: **Advanced**
	- ° PCIe Block Location: **X0Y0**
	- ° Tandem Configuration or Partial Reconfiguration: **Tandem**

Figure 3-8: **Tandem PCIe**

- 4. The example design software attaches to the device through the Vendor ID and Device ID. The Vendor ID must be 16'h10EE and the Device ID must be 16'h8038. In the **ID** tab, set:
	- ° Vendor ID: **10EE**
	- ° Device ID: **8038**

Note: An alternative solution is the Vendor ID and Device ID can be changed, and the driver and host PC software updated to match the new values.

Figure 3-9: **IDs**

5. Perform additional PCIe customizations, and select **OK** to generate the core.

After core generation, the core hierarchy is available in the Sources tab in the Vivado IDE.

6. In the Sources tab, right-click the core, and select **Open IP Example Design**.

A new instance of Vivado is created and the example design project automatically loads in the Vivado IDE.

7. Run Synthesis and Implementation.

Click **Run Implementation** in the Flow Navigator. Select **OK** to run through synthesis first. The design runs through the complete tool flow, and the end result is a fully routed design supporting Tandem PCIe.

8. Setup PROM or Flash settings, and request two explicit bit files.

Set the appropriate settings to correctly generate a bitstream for a PROM or flash memory device by:

• modifying the constraints in the PCIe IP constraint file (e.g. xilinx_pcie3_uscale_ep_x8g3.xdc).

° requesting two explicit bitstreams by setting these properties, as seen in the example design constraint file:

set_property HD.OVERRIDE_PERSIST FALSE [current_design] set_property HD.TANDEM_BITSTREAMS Separate [current_design]

Other values for HD.TANDEM_BITSTREAMS are Combined (default), which is used for the Tandem PROM solution, and None, which will generate a standard single-stage bitstream for the entire device. For more information, see [Programming the Device,](#page-95-0) [page 96](#page-95-0).

9. Generate the bitstream.

After Synthesis and Implementation are complete, click **Generate Bitstream** in the Flow Navigator. The following two files are created and placed in the runs directory:

```
xilinx_pcie3_uscale_ep_tandem1.bit|
xilinx_pcie3_uscale_ep_tandem2.bit
```


IMPORTANT: *Bitstream generation is disabled until after silicon verification has completed. Devices marked Production in [Table 3-2](#page-77-0) have been verified and bitstream generation is enabled. Devices marked Beta can be implemented, but bitstream generation is restricted. Contact Xilinx for details.*

10. Generate the PROM file for the stage 1.

Run the following command in the Vivado **Tcl Console** to create a PROM file supported on the VCU108 development board.

```
write_cfgmem -format mcs -interface BPI -size 256 -loadbit "up 0x0 
xilinx_pcie3_uscale_ep_tandem1.bit" xilinx_pcie3_uscale_ep_tandem1.mcs
```
Loading Stage 2 Through PCI Express

An example kernel mode driver and user space application is provided with the IP. For information on retrieving the software and documentation, see [AR 64761.](http://www.xilinx.com/support/answers/64761.htm)

Tandem PCIe Summary

By using Tandem PCIe, you can significantly reduce the amount of time required for configuration of the PCIe portion of a UltraScale architecture design, and can reduce the bitstream flash memory storage requirements. The UltraScale Architecture Gen3 Integrated Block for PCIe core manages many design details, allowing you to focus your attention on the user application.

Using Tandem With a User Hardware Design

There are two methods available to apply the Tandem flow to a user design. The first method is to use the example design that comes with the core. The second method is to

import the PCIe IP into an existing design and change the hierarchy of the design if required.

Regardless of which method you use, the PCIe example design should be created to get the example clocking structure, timing constraints, and physical block (Pblock) constraints needed for the Tandem solution.

Method 1 – Using the Existing PCI Express Example Design

This is the simplest method in terms of what must be done with the PCI Express core, but might not be feasible for all users. If this approach meets your design structure needs, follow these steps.

1. Create the example design.

Generate the example design as described in the [Tandem PROM VCU108 Example Tool](#page-80-1) [Flow](#page-80-1) and [Tandem PCIe VCU108 Example Tool Flow.](#page-84-1)

2. Insert the user application.

Replace the PIO example design with the user design. It is recommended that the global and top-level elements, such as I/O and global clocking, be inserted in the top-level design.

- 3. Uncomment and modify the SPI or BPI flash memory programming settings as required by your board design.
- 4. Implement the design as normal.

Method 2 – Migrating the PCIe Design into a New Vivado Project

In cases where it is not possible to use Method 1 above, the following steps should be followed to use the PCIe core and the desired Tandem flow (PROM or PCIe) in a new project. The example project has many of the required RTL and scripts that must be migrated into the user design.

1. Create the example design.

Generate the example design as described in the [Tandem PROM VCU108 Example Tool](#page-80-1) [Flow](#page-80-1) and [Tandem PCIe VCU108 Example Tool Flow.](#page-84-1)

2. Migrate the clock module.

If the **Include Shared Logic (Clocking) in the example design** option is set in the Shared Logic tab during core generation, then the pipe_clock_i clock module is instantiated in the top level of the example design. This clock module should be migrated to the user design to provide the necessary PCIe clocks.

Note: These clocks can be used in other parts of the user design if desired.

3. Migrate the top-level constraint.

The example Xilinx design constraints (XDC) file contains timing constraints, location constraints, and Pblock constraints for the PCIe core. All of these constraints (other than the I/O location and I/O standard constraints) need to be migrated to the user design. Several of the constraints contain hierarchical references that require updating if the hierarchy of the design is different than the example design.

4. Migrate the top-level Pblock constraint.

The following constraint is easy to miss so it is called out specifically in this step. The Pblock constraint should point to the top level of the PCIe core.

add_cells_to_pblock [get_pblocks main_pblock_boot] [get_cells -quiet [<path>]]

IMPORTANT: *Do not make any changes to the physical constraints defined in the XDC file because the constraints are device dependent.*

5. Add the Tandem PCIe IP to the Vivado project.

Click **Add Sources** in the Flow Navigator. In the Add Source wizard, select **Add Existing IP** and then browse to the XCI file that was used to create the Tandem PCIe example design.

- 6. Copy the appropriate SPI or BPI flash memory settings from the example design XDC file and paste them in your design XDC file.
- 7. Implement the design as normal.

Tandem Configuration RTL Design

Tandem Configuration requires slight modifications from the non-tandem PCI Express product. This section indicates the additional logic integrated within the core and the additional responsibilities of the user application to implement a Tandem PROM solution.

MUXing Critical Inputs

Certain input ports to the core are multiplexed so that they are disabled during the stage 2 configuration process. These MUXes are controlled by the mcap_design_switch signal.

These inputs are held in a deasserted state while the stage 2 bitstream is loaded. This masks off any unwanted glitching due to the absence of stage 2 logic and keeps the PCIe core in a valid state. When mcap_design_switch is asserted, the MUXes are switched, and all interface signals behave as described in this document.

TLP Requests

In addition to receiving configuration request packets, the PCI Express endpoint might receive TLP requests that are not processed within the PCI Express hard block. Typical TLP requests received are Vendor Defined Messages and Read Requests. Before stage 2 is loaded, TLP requests return unsupported requests (URs). After stage 2 has been loaded, the mcap_design_switch output is asserted and TLP requests function as defined by the user design.

Tandem Configuration Logic

The core and example design contain ports (signals) specific to Tandem Configuration. These signals provide handshaking between stage 1 (the core) and stage 2 (the user logic). Handshaking is necessary for interaction between the core and the user logic. [Table 3-3](#page-91-0) defines the handshaking ports on the core.

| Name | Direction | Polarity | Description | | |
|------------------------|------------------|-------------|---|--|--|
| mcap_design_ switch | Output | Active-High | Identifies when the switch to stage 2 user logic is complete. 0: Stage 2 is not yet loaded. 1: Stage 2 is loaded. | | |
| mcap_eos_out | Output | Active-High | Pass through output from the End of Startup (EOS) pin on the STARTUP primitive. | | |
| cap_req | Output | Active-High | Configuration Access Port arbitration request signal. This signal should be used to arbitrate the use of the FPGA configuration logic between multiple user implemented configuration interfaces. If the Media Configuration Access Port (MCAP) is the only user implemented configuration interface used, this signal should remain unconnected. | | |
| cap_rel | Input | Active-High | Configuration Access Port arbitration request for release signal. This signal should be used to arbitrate the use of the FPGA configuration logic between multiple user implemented configuration interfaces. If the MCAP is the only user implemented configuration interface used, this signal should be tied low (1'b0). This will allow the MCAP access to the FPGA configuration logic as needed. | | |
| cap_gnt | Input | Active-High | Configuration Access Port arbitration grant signal. This signal should be used to arbitrate the use of the FPGA configuration logic between multiple user implemented configuration interfaces. If the MCAP is the only user implemented configuration interface used, this signal tied high (1'b1). This will grant the MCAP access to the FPGA configuration logic upon request. | | |
| user_reset | Output | Active-High | Can be used to reset PCIe interfacing logic when the PCIe core is reset. Synchronized with user_clock. | | |
| user_clk | Output | N/A | Clock to be used by PCIe interfacing logic. | | |
| user_lnk_up | Output | Active-High | Identifies that the PCI Express core is linked up with a host device. | | |

Table 3-3: **Handshaking Ports**

These signals can coordinate events in the user application, such as the release of output 3-state buffers described in [Tandem Configuration Details](#page-93-0). Here is some additional information about these signals:

- mcap design switch is asserted after stage 2 is loaded. After stage 2 is loaded this output is controlled by the Root Port system. Whenever this signal is deasserted the PCIe solution IP will be isolated from the remainder of the user design and TLP BAR accesses will return Unsupported Requests (URs).
- mcap_eos_out is a pass through output of the EOS signal from the STARTUP primitive. This output is deasserted until stage1 is loaded, asserted between stage 1 and stage 2, and asserted again at the end of stage 2. The FPGA DONE pin also shows similar behavior when loading Tandem bitstreams.
- cap_req, cap_rel, and cap_gnt signals should be used to arbitrate the use of the FPGA configuration logic between multiple configuration interfaces such as the Internal Configuration Access Port (ICAP). The ICAP can be used as part of other IP cores or be instantiated directly in the user design. To arbitrate between the MCAP and the ICAP arbitration, logic must be created and use the cap_+^* signals to allow access to each interface as desired by the user design. The MCAP should always be granted exclusive access to the configuration logic until stage 2 is fully loaded. This is identified by the assertion of the mcap design switch output. After the initial stage 2 design is loaded the MCAP interface can be used as desired by the system level design. cap_req asserts when the Root Port connection requests access to the configuration logic. The user design can grant access by asserting cap_g nt in response. The user design can then request that the MCAP release control of the configuration logic by asserting the cap_rel. The Root Port connection release control by deasserting cap_req. The MCAP should not be accessed if the user logic does not assert cap_gnt. Similarly, other configuration interfaces should not attempt to access the configuration logic while access has been granted to the MCAP interface.
- user_reset can likewise be used to reset any logic that communicates with the core when the core itself is reset.
- user_clk is simply the main internal clock for the PCIe IP core. Use this clock to synchronize any user logic that communicates directly with the core.
- user_lnk_up, as the name implies, indicates that the PCIe core is currently running with an established link.

User Application Handshake

An internal completion event must exist within the FPGA for Tandem solutions to perform the hand-off between core control of the PCI Express Block and the user application. [MUXing Critical Inputs](#page-90-0) explains why this hand-off mechanism is required. The Tandem solution uses the STARTUP block and the dedicated End Of Startup (EOS) signal to detect the completion of stage 2 programming and then switch control of the PCI Express Block to the user application. When this switch occurs, mcap_design_switch is asserted.

If the STARTUP block is required for other functionality within your design, generate the IP with the STARTUP primitive external to the IP and connect the EOS output to the IP mcap_eos_in input within your design. To generate the STARTUP primitive external to the IP, select the **Use an external STARTUP primitive** option when customizing the core in the Vivado IDE.

Tandem Configuration Details

I/O Behavior

For each I/O that is required for stage 1 of a Tandem Configuration design transceiver, the entire bank in which that I/O resides must be configured in the stage 1 bitstream. In addition to this bank, the configuration bank (65) is enabled also, so the following details apply to these two banks (or one, if the reset pin is in the configuration bank). For PCI Express, the only signal needed in the stage 1 design is the sys_reset input port. Therefore, any stage 2 I/O in the same I/O bank as sys_reset port is also configured with stage 1. Any pins in the same I/O bank as sys_reset are unconnected internally, so output pins demonstrate unknown behavior until their internal connections are completed by the stage 2 configuration. Also, components requiring initialization for the stage 2 functionality should not be placed in these I/O banks unless these components are reset by the design after stage2 is programmed.

If output pins must reside in the same bank as the sys_reset pin and their value cannot float prior to stage 2 completion, the following approach can be taken. Use an OBUFT that is held in 3-state between stage 1 completion (when the output becomes active) and stage 2 completion (when the driver logic becomes active). The mcap design switch signal can be used to control the enable pin, releasing that output when the handshake events complete.

TIP: *In your top-level design, infer or instantiate an OBUFT. Control the enable (port named T) with mcap_design_switch – watch the polarity!*

OBUFT test_out_obuf (.O(test_out), .I(test_internal), .T(!mcap_design_switch));

Using the syntax below as an example, create a Pblock to contain the reset pin location.This Pblock should contain the entire bank of I/O along with the associated XiPhy and clocking primitives. The first column of FPGA slice resources should also be included in the Pblock so that it is aligned with partial configuration boundaries. Any logic that should be placed in this region should be added to the Pblock and identified as stage 1 logic using the HD.TANDEM property. It is important to note that this logic becomes active after stage 1 is loaded whereas the driving logic might not become active until stage 2 is loaded. The system design should be created with this consideration in mind. It is recommended that they be grouped together in their own Pblock. The following is an example for an output port named test_out_obuf.

Create a new Pblock create_pblock IO_pblock


```
set_property HD.TANDEM 1 [get_cells <my_cell>]
# Range the Pblock to include the entire IO Bank and the associate XiPhy and clocking 
primitives.
  resize_pblock [get_pblocks IO_pblock] -add { \
   IOB_X1Y52:IOB_X1Y103 \
   SLICE_X86Y60:SLICE_X86Y119 \
   MMCME3_ADV_X1Y1 \
  PLLE3_ADV_X1Y2:PLLE3_ADV_X1Y3 \
  PLL_SELECT_SITE_X1Y8: PLL_SELECT_SITE_X1Y15 \
   BITSLICE_CONTROL_X1Y8:BITSLICE_CONTROL_X1Y15 \
   BITSLICE_TX_X1Y8:BITSLICE_TX_X1Y15 \
   BITSLICE_RX_TX_X1Y52:BITSLICE_RX_TX_X1Y103 \
   XIPHY_FEEDTHROUGH_X4Y1:XIPHY_FEEDTHROUGH_X7Y1 \
   RIU_OR_X1Y4:RIU_OR_X1Y7 \
}
# Add components and routes to stage 1 external Pblock
# This constraint should be repeated for each primitive within this pblock region
  add_cells_to_pblock [get_pblocks IO_pblock] [get_cells test_out_obuf]
# Identify the logic within this pblock as stage1 logic by applying the HD.TANDEM 
property.
# This constraint should be repeated for each primitive within this pblock region
   set_property HD.TANDEM 1 [get_cells test_out_obuf]
```
The remaining user I/O in the design are pulled High, by default, during the stage 2 configuration. The use of the PUDC_B pin will, when held High, force all I/O in banks beyond the three noted above to be tristated. Between stage 1 and stage 2, which for Tandem PCIe could be a considerable amount of time, these pins are pulled Low by the internal weak pull-down for each I/O as these pins are unconfigured at that time.

Configuration Pin Behavior

The DONE pin indicates completion of configuration with standard approaches. DONE is also used for Tandem Configuration, but in a slightly different manner. DONE pulses High at the end of stage 1, when the start-up sequences are run. It returns Low when stage 2 loading begins. For Tandem PROM, this happens immediately because stage 2 is in the same bit file. For Tandem PCIe, this happens when the second bitstream is delivered to the PCIe MCAP interface. It pulls High and stays High at the end of the stage 2 configuration.

Configuration Persist (Tandem PROM Only)

Configuration Persist is required in Tandem PROM configuration for UltraScale devices. Dual purpose I/O used for stage 1 and stage 2 configuration cannot be re-purposed as user I/O after stage 2 configuration is complete.

If the PERSIST option is set correctly for the needed configuration mode, but necessary dual-mode I/O pins are still occupied by user I/O, the following error is issued for each instance during write_bitstream:

ERROR: [Designutils 12-1767] Cannot add persist programming for site IOB_X0Y151. ERROR: [Designutils 12-1767] Cannot add persist programming for site IOB_X0Y152.

The user I/O occupying these sites must be relocated to use Tandem PROM.

PROM Selection

Configuration PROMs have no specific requirements unique to Tandem Configuration. However, to meet the 100 ms specification, you must select a PROM that meets the following three criteria:

- 1. Supported by Xilinx configuration.
- 2. Sized appropriately for both stage 1 and stage 2; that is, the PROM must be able to contain the entire bitstream.
	- For Tandem PROM, both stage 1 and stage 2, are stored here; this bitstream is slightly larger (4-5%) than a standard bitstream.
	- For Tandem PCIe, the bitstream size is typically about 1 MB, but this can vary slightly due to design implementation results, device selection, and effectiveness of compression.
- 3. Meets the configuration time requirement for PCI Express based on the first-stage bitstream size and the calculations for the bitstream loading time. See [Calculating](#page-98-0) [Bitstream Load Time for Tandem.](#page-98-0)

See the UltraScale Architecture Configuration User Guide (UG570) [\[Ref 4\]](#page-321-0) for a list of supported PROMs and device bitstream sizes.

Programming the Device

There are no special considerations for programming Tandem bitstreams versus standard bitstreams into a PROM. You can program a Tandem bitstream using all standard flash memory programming methods, such as JTAG, Slave and Master SelectMAP, SPI, and BPI. Regardless of the programming method used, the DONE pin is asserted after the first stage is loaded and operation begins.

To prepare for SPI or BPI flash memory programming, the appropriate settings must be enabled prior to bitstream generation. This is done by adding the specific flash memory device settings in the design XDC file, as shown here. Examples can be seen in the constraints generated with the PCI Express example design. Copy the existing (commented) options to meet your board and flash memory programming requirements.

Here are examples for Tandem PROM:

```
# BPI Flash Programming
set_property CONFIG_MODE BPI16 [current_design]
set_property BITSTREAM.CONFIG.BPI_SYNC_MODE Type1 [current_design]
set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
set_property CONFIG_VOLTAGE 1.8 [current_design]
```


set_property CFGBVS GND [current_design]

Both internally generated CCLK and externally provided EMCCLK are supported for SPI and BPI programming. EMCCLK can be used to provide faster configuration rates due to tighter tolerances on the configuration clock. See the *UltraScale Architecture Configuration User Guide (UG570)* [\[Ref 4\]](#page-321-0) for details on the use of EMCCLK with the Design Suite.

For more information on configuration in the Vivado Design Suite, see the *Vivado Design* Suite User Guide: Programming and Debugging (UG908) [\[Ref 15\]](#page-321-1).

Bitstream Encryption

Bitstream encryption is supported for Tandem Configuration, for both Tandem PROM and Tandem PCIe approaches. For Tandem PCIe, the stage 2 bitstream must remain encrypted using the same key as the stage 1 bitstream, because the MCAP (unlike the ICAP) cannot receive unencrypted bitstreams after an encrypted initial load.

Tandem PROM/PCIe Resource Restrictions

The PCIe IP must be isolated from the global chip reset (GSR) that occurs right after the stage 2 bitstream has completed loading into the FPGA. As a result, stage 1 and stage 2 logic cannot reside within the same configuration frames. Configuration frames used by the PCIe IP consist of serial transceivers, I/O, FPGA logic, block RAM, or Clocking, and they (vertically) span a single clock region. The resource restrictions are as follows:

- A GT quad contains four serial transceivers. In a X1 or X2 designs, the entire GT quad is consumed and the unused serial transceivers are not available to the user application.The number of GT quads consumed depends on the GT quad selection made when customizing the core in the Vivado IDE.
- DCI Cascading between a stage 1 I/O bank and a stage 2 I/O bank is not supported.

Moving the PCIe Reset Pin

In general, to achieve the best (smallest) first-stage bitstream size, you should use the dedicated reset routing and dedicated PCIe reset package pin (PERSTN0). This selection is enabled by default where applicable. If your system design does not allow for the use of this dedicated reset, you must disable the use of the dedicated PERST routing resources in the Vivado IDE. When selecting a new location for the reset pin, you should consider the location for any I/Os that are intended to be configured in stage 1. I/Os that are physically placed a long distance from the core cause extra configuration frames to be included in the first stage. This is due to extra routing resources that are required to include these I/Os in the first stage.

Non-Project Flow

In a non-project environment, the same basic approach as the project environment is used. First, create the IP using the IP catalog as shown in the [Tandem PCIe VCU108 Example Tool](#page-84-1) [Flow.](#page-84-1) One of the results of core generation is an .xci file, which is a listing of all the core details. This file is used to regenerate all the required design sources.

The following is a sample flow in a non-project environment:

1. Read in design sources, either the example design or your design.

```
read_verilog <verilog_sources>
read_vhdl <vhdl_sources>
read_xdc <xdc_sources>
```
2. Define the target device.

set_property PART <part> [current_project]

Note: Even though this is a non-project flow, there is an implied project behind the scenes. This must be done to establish an explicit device before the IP is read in.

3. Read in the PCIe IP.

read_ip pcie_ip_0.xci

4. Synthesize the design. This step generates the IP sources from the .xci input.

```
synth_design -top <top_level>
```
Note: When out of context synthesis is used, you might need to apply the Pblock constraints using a constraints file that is only applied during implementation. This is because some constraints depend on the entire design being combined to apply the constraints.

- 5. Ensure that any customizations to the design, such as the identification of the configuration mode to set the persisted pins, are done in the design XDC file.
- 6. Implement the design.

```
opt_design
place_design
route_design
```
7. Generate the bit files. The $-bin_f$ file option should be used for Tandem PCIe. The BIN file is aligned to a 32-bit boundary and can facilitate the software loading of the stage 2 bitstream over PCIe.

```
write_bitstream -bin_file <file>.bit
```
Simulating the Tandem IP Core

Because the functionality of the Tandem PROM or Tandem PCIe core relies on the STARTUP module, this must be taken into consideration during simulation.

The PCI Express core relies on the STARTUP block to assert the EOS output status signal in order to know when the stage 2 bitstream has been loaded into the device. You must

simulate the STARTUP block behavior to release the PCIe core to work with the stage 2 logic. This is done using a hierarchical reference to force the EOS signal on the STARTUP block because result simulators, which do not support hierarchical reference, cannot be used to simulate Tandem designs. The following pseudo code shows how this could be done.

// Initialize EOS at time 0 force board.EP.pcie_ip_support_i.pcie_ip_i.inst.startup_i.EOS = 1'b1;

<delay until after PCIe reset is released>

// De-assert EOS to simulate the starting of the 2nd stage bitstream loading force board.EP.pcie_ip_support_i.pcie_ip_i.inst.startup_i.EOS = 1'b0;

<delay a minimum of 4 user_clk cycles>

```
// Re-assert EOS to simulate that 2nd stage bitstream completed loading
force board.EP.pcie_ip_support_i.pcie_ip_i.inst.startup_i.EOS = 1'b1;
// Simulate as normal from this point on.
```
The hierarchy to the PCIe core in the line above must be changed to match that of the user design. This line can also be found in the example simulation provided with the core in the file named board.v.

Calculating Bitstream Load Time for Tandem

The configuration loading time is a function of the configuration clock frequency and precision, data width of the configuration interface, and bitstream size. The calculation is broken down into three steps:

1. Calculate the minimum clock frequency based on the nominal clock frequency and subtract any variation from the nominal.

Minimum Clock Frequency = *Nominal Clock* - *Clock Variation*

2. Calculate the minimum PROM bandwidth, which is a function of the data bus width, clock frequency, and PROM type. The PROM bandwidth is the minimum clock frequency multiplied by the bus width.

PROM Bandwidth = Minimum Clock Frequency × Bus Width

3. Calculate the first-stage bitstream loading time, which is the minimum PROM bandwidth from [step 2](#page-98-1), divided by the first-stage bitstream size as reported by write bitstream.

Stage 1 Load Time = (*PROM Bandwidth*) / (*Stage 1 Bitstream Size*)

The stage 1 bitstream size, reported by write_bitstream, can be read directly from the terminal or from the log file.

The following is a snippet from the write_bitstream log showing the bitstream size for stage 1 in a VU095 device:

```
Creating bitstream...
Tandem stage1 bitstream contains 9175424 bits.
Tandem stage2 bitstream contains 277708576 bits.
Writing bitstream ./xilinx_pcie_ip.bit...
```
These values represent the explicit values of the bitstream stages, whether in one bit file or two. The effects of bitstream compression are reflected in these values.

Example 1

The configuration for Example 1 is:

- Quad SPI flash (x4) operating at 66 MHz ± 200 ppm
- Stage 1 size = 9175424 bits = 8.75 Mb

The steps to calculate the configuration loading time are:

1. Calculate the minimum clock frequency:

66 MHz \times (1 - 0.0002) = 65.98 MHz

2. Calculate the minimum PROM bandwidth:

4 bits × 65.98 MHz = 263.92 Mb/s

3. Calculate the first-stage bitstream loading time:

8.75 Mb / 263.92 Mb/s = \sim 0.0332 or 33.2 ms

Example 2

The configuration for Example 2 is:

- BPI (x16) Synchronous mode, operating at 50 MHz \pm 100 ppm
- Stage 1 size = 9175424 bits = 8.75 Mb

The steps to calculate the configuration loading time are:

1. Calculate the minimum clock frequency:

50 MHz \times (1 - 0.0001) = 49.995 MHz

2. Calculate the minimum PROM bandwidth:

16 bits × 49.995 MHz = 799.92 Mb/s

3. Calculate the first-stage bitstream loading time:

8.75 Mb / 799.92 Mb/s = \sim 0.0109 s or 10.9 ms

Using Bitstream Compression

Minimizing the stage 1 bitstream size is the ultimate goal of Tandem Configuration, and the use of bitstream compression aids in this effort. This option uses a multi-frame write technique to reduce the size of the bitstream and therefore the configuration time required. The amount of compression varies from design to design. When Tandem is selected, compression is turned on in the IP level constraints. This can be overridden in the user design constraints as desired. The following command can be used to enable or disable bitstream compression.

set_property BITSTREAM.GENERAL.COMPRESS <TRUE|FALSE> [current_design]

Other Bitstream Load Time Considerations

Bitstream configuration times can also be affected by:

- Power supply ramp times, including any delays due to regulators
- T_{POR} (power on reset)

Power-supply ramp times are design-dependent. Take care to not design in large ramp times or delays. The FPGA power supplies that must be provided to begin FPGA configuration are listed in *UltraScale Architecture Configuration User Guide (UG570)* [\[Ref 4\]](#page-321-0).

In many cases, the FPGA power supplies can ramp up simultaneously or even slightly before the system power supply. In these cases, the design gains timing margin because the 100 ms does not start counting until the system supplies are stable. Again, this is design-dependent. Systems should be characterized to determine the relationship between FPGA supplies and system supplies.

 T_{POR} is 57 ms for standard power ramp rates, and 20 ms for fast ramp rates for UltraScale devices. See *Kintex UltraScale Architecture Data Sheet: DC and AC Switching Characteristics (DS892)* [\[Ref 5\]](#page-321-2), and *Virtex UltraScale Architecture Data Sheet: DC and AC Switching Characteristics* (DS893) [\[Ref 6\].](#page-321-3)

Consider two cases for Example 1 (Quad SPI flash [x4] operating at 66 MHz \pm 200 ppm) from [Calculating Bitstream Load Time for Tandem:](#page-98-0)

- [Case 1: Without ATX Supply](#page-101-0)
- [Case 2: With ATX Supply](#page-101-1)

Assume that the FPGA power supplies ramp to a stable level (2 ms) after the 3.3V and 12V system power supplies. This time difference is called $T_{FPGA-PWR}$. In this case, because the

FPGA supplies ramp after the system supplies, the power supply ramp time takes away from the 100 ms margin.

The equations to test are:

TPOR + *Bitstream Load Time* + *TFPGA_PWR* < 100 ms for non-ATX

 T_{POR} + *Bitstream Load Time* + $T_{FPGA-PWR}$ - 100 ms < 100 ms for ATX

Case 1: Without ATX Supply

Because there is no ATX supply, the 100 ms begins counting when the 3.3V and 12 V system supplies reach within 9% and 8% of their nominal voltages, respectively (see the *PCI Express Card Electromechanical Specification*).

50 ms (T_{POR}) + 33.2 ms (bitstream time) + 2 ms (ramp time) = 85.2 ms

85.2 ms < 100 ms PCIe standard (okay)

In this case, the margin is 14.8 ms.

Case 2: With ATX Supply

ATX supplies provide a PWR_OK signal that indicates when system power supplies are stable. This signal is asserted at least 100 ms after actual supplies are stable. Thus, this extra 100 ms can be added to the timing margin.

50 ms (T_{POR}) + 33.2 ms (bitstream time) + 2 ms (ramp time) - 100 ms = -14.8 ms

-14.8 ms < 100 ms PCIe standard (okay)

In this case, the margin is 114.8 ms.

Sample Bitstream Sizes

The final size of the stage 1 bitstream varies based on many factors, including:

- **IP**: The size and shape of the first-stage Pblocks determine the number of frames required for stage 1.
- **Device**: Wider devices require more routing frames to connect the IP to clocking resources.
- **Design**: Location of the reset pin is one of many factors introduced by the addition of the user application.
- **Variant**: The selection of the GT quads used affects the size of the stage 1 bitstream. For the most efficient use of resources, the GT quad adjacent to the PCI Express hard block should be used.

• **Compression**: As the device utilization increases, the effectiveness of compression decreases.

As a baseline, here are some sample bitstream sizes and configuration times for the example (PIO) design generated along with the PCIe IP.

| Device | Full Bitstream | Full: BPI16 at 50 MHz | Tandem Stage 1 ⁽²⁾ | Tandem: BPI16 at 50 MHz |
|---------------|-----------------------|---------------------------------|-------------------------------|----------------------------|
| KU040 | 122.1 Mb | 152.7 ms | 7.6 Mb | 9.5 ms |
| VU095 | 273.5 Mb | 341.8 ms | 8.8 Mb | 10.9 ms |
| VU190 | 577.1 Mb | 721.4 ms | 11.2 Mb | 14.1 ms |

Table 3-4: **Example Bitstream Size and Configuration Times[\(1\)](#page-102-0)**

Notes:

1. The configuration times shown here do not include T_{POR} .

2. Because the PIO design is very small, compression is very effective in reducing the bitstream size. These numbers were obtained without compression to give a more accurate estimate of what a full design might show. These numbers were generated using a PCIe Gen3x8 configuration in Vivado Design Suite 2015.1.

The amount of time it takes to load the stage 2 bitstream using the Tandem PCIe methodology depends on three additional factors:

- The width and speed of PCI Express link.
- The frequency of the clock used to program the MCAP.
- The efficiency at which the Root Port host can deliver the bitstream to the endpoint FPGA design. For most designs this will be the limiting factor.

The lower bandwidth of these three factors determines how fast the stage 2 bitstream is loaded.

Clocking

The core requires a 100 MHz reference clock input. For more information, see the Answer Records at the [Xilinx PCI Express Solution Center.](http://www.xilinx.com/support/answers/34536.htm)

In a typical PCI Express solution, the PCI Express reference clock is a spread spectrum clock (SSC), provided at 100 MHz. In most commercial PCI Express systems, SSC cannot be disabled. For more information regarding SSC and PCI Express, see Section 4.3.7.1.1 of the *PCI Express Base Specification, rev. 3.0* [\[Ref 2\].](#page-321-4)

IMPORTANT: *All add-in card designs must use synchronous clocking due to the characteristics of the provided reference clock. For devices using the Slot clock, the Slot Clock Configuration setting in the Link Status register must be enabled in the Vivado IP catalog. See [Clocking Requirements, page 113](#page-112-0) for additional information regarding reference clock requirements.*

Each link partner device shares the same clock source. [Figure 3-10](#page-103-0) and [Figure 3-11](#page-104-0) show a system using a 100 MHz reference clock.

Even if the device is part of an embedded system, if the system uses commercial PCI Express root complexes or switches along with typical motherboard clocking schemes, synchronous clocking should still be used.

Note: [Figure 3-10](#page-103-1) and [Figure 3-11](#page-104-0) are high-level representations of the board layout. Ensure that coupling, termination, and details are correct when laying out a board.

Figure 3-10: **Embedded System Using 100 MHz Reference Clock**

Resets

The core resets the system using sys_reset, an asynchronous, active-Low reset signal asserted during the PCI Express Fundamental Reset. Asserting this signal causes a hard reset of the entire core, including the GTH transceivers. After the reset is released, the core attempts to link train and resume normal operation. In a typical Endpoint application, for example an add-in card, a sideband reset signal is normally present and should be connected to sys_reset. For Endpoint applications that do not have a sideband system reset signal, the initial hardware reset should be generated locally. Four reset events can occur in PCI Express:

- **Cold Reset**: A Fundamental Reset that occurs at the application of power. The sys_reset signal is asserted to cause the cold reset of the core.
- **Warm Reset**: A Fundamental Reset triggered by hardware without the removal and re-application of power. The sys_reset signal is asserted to cause the warm reset to the core.
- **Hot Reset**: In-band propagation of a reset across the PCI Express Link through the protocol, resetting the entire Endpoint device. In this case, sys_reset is not used. In the case of Hot Reset, the cfg_hot_reset_out signal is asserted to indicate the source of the reset.

• **Function-Level Reset**: In-band propagation of a reset across the PCI Express Link through the protocol, resetting only a specific function. In this case, the core asserts the bit of either cfg_flr_in_process and/or cfg_vf_flr_in_process that corresponds to the function being reset. Logic associated with the function being reset must assert the corresponding bit of cfg_flr_done or cfg_vf_flr_done to indicate it has completed the reset process.

Before FLR is initiated, the software temporarily disables the traffic targeting the specific functions. When the FLR is initiated, Requests and Completions are silently discarded without logging or signaling an error.

After an FLR has been initiated by writing a 1b to the Initiate Function Level Reset bit, the function must complete the FLR and any function-specific initialization within 100 ms.

The User Application interface of the core has an output signal, user reset. This signal is deasserted synchronously with respect to user_clk. The user_reset signal is asserted as a result of any of these conditions:

- **Fundamental Reset**: Occurs (cold or warm) due to assertion of sys_reset.
- **PLL within the Core Wrapper**: Loses lock, indicating an issue with the stability of the clock input.
- **Loss of Transceiver PLL Lock**: Any transceiver loses lock, indicating an issue with the PCI Express Link.

The user_reset signal is deasserted synchronously with user_clk after all of the listed conditions are resolved, allowing the core to attempt to train and resume normal operation.

AXI4-Stream Interface Description

This section provides a detailed description of the features, parameters, and signals associated with the user interfaces of the core.

Overview of Features

[Figure 3-12](#page-106-0) illustrates the user interface of the core.

Figure 3-12: **Block Diagram of UltraScale FPGA Gen3 Integrated Block User Interfaces**

The interface is organized as four separate interfaces through which data can be transferred between the PCIe link and the user application:

- A PCIe Completer reQuest (CQ) interface through which requests arriving from the link are delivered to the user application.
- A PCIe Completer Completion (CC) interface through which the user application can send back responses to the completer requests. The user application can process all Non-Posted transactions as split transactions. That is, it can continue to accept new requests on the completer request interface while sending a completion for a request.
- A PCIe Requester reQuest (RQ) interface through which the user application can generate requests to remote PCIe devices attached to the link.
- A PCIe Requester Completion (RC) interface through which the integrated block returns the completions received from the link (in response to the user application requests as PCIe requester) to the user application.

Each of the four interfaces is based on the AMBA4® AXI4-Stream Protocol Specification [\[Ref 1\].](#page-321-5) The width of these interfaces can be configured as 64, 128, or 256 bytes, and the user clock frequencies can be selected as 62.5, 125, or 250 MHz, depending on the number of lanes and PCIe generation you choose. [Table 3-5](#page-107-0) lists the valid combinations of interface width and user clock frequency for the different link widths and link speeds supported by the integrated block. All four AXI4-Stream interfaces are configured with the same width in all cases.

In addition, the integrated block contains two interfaces through which status information is communicated to the PCIe master side of the user application:

- A flow control status interface that provides information on currently available transmit credit, so that the user application can schedule requests based on available credit.
- A tag availability status interface that provides information on the number of tags available to assign to Non-Posted requests, so that the user application can schedule requests without the risk of being blocked by all tags being in use within the PCIe controller.

Finally, the integrated block also has a received-message interface which indicates to the user logic when a message is received from the link, rather than transferring the entire message over the CQ interface.

Table 3-5: **Data Width and Clock Frequency Settings for the User Interfaces** *(Cont'd)*

Notes:

1. 250 MHz user clock frequency is not supported for -1LV speed grade, non-x8 configurations when AXI-ST width 64 bit is selected.

Data Alignment Options

A transaction layer packet (TLP) is transferred on each of the AXI4-Stream interfaces as a descriptor followed by payload data (when the TLP has a payload). The descriptor has a fixed size of 16 bytes on the request interfaces and 12 bytes on the completion interfaces. On its transmit side (towards the link), the integrated block assembles the TLP header from the parameters supplied by the user application in the descriptor. On its receive side (towards the user interface), the integrated block extracts parameters from the headers of received TLP and constructs the descriptors for delivering to the user application. Each TLP is transferred as a packet, as defined in the AXI4-Stream Interface Protocol.

When a payload is present, there are two options for aligning the first byte of the payload with respect to the datapath.

- 1. Dword-aligned mode: In this mode, the descriptor bytes are followed immediately by the payload bytes in the next Dword position, whenever a payload is present.
- 2. Address-Aligned Mode: In this mode, the payload can begin at any byte position on the datapath. For data transferred from the integrated block to the user application, the position of the first byte is determined as:

n = *A* mod *w*

where *A* is the memory or I/O address specified in the descriptor (for message and configuration requests, the address is taken as 0), and *w* is the configured width of the

data bus in bytes. Any gap between the end of the descriptor and the start of the first byte of the payload is filled with null bytes.

For data transferred from the integrated block to the user application, the data alignment is determined based on the starting address where the data block is destined to in user memory. For data transferred from the user application to the integrated block, the user application must explicitly communicate the position of the first byte to the integrated block using the tuser sideband signals when the address-aligned mode is in use.

In the address-aligned mode, the payload and descriptor are not allowed to overlap. That is, the transmitter begins a new beat to start the transfer of the payload after it has transmitted the descriptor. The transmitter fills any gaps between the last byte of the descriptor and the first byte of the payload with null bytes.

The Vivado IP catalog applies the data alignment option globally to all four interfaces. However, advanced users can select the alignment mode independently for each of the four AXI4-Stream interfaces. This is done by setting the corresponding alignment mode parameter, with the constraint that the Requester Completion (RC) interface can be set to the address-aligned mode. See [Interface Operation, page 113](#page-112-0) for more details on address alignment and example diagrams.

Straddle Option on Requester Completion Interface

When the Requester Completion (RC) interface is configured for a width of 256 bits, depending on the type of TLP and Payload size, there can be significant interface utilization inefficiencies, if a maximum of 1 TLP is allowed to start or end per interface beat. This inefficient use of RC interface can lead to overflow of the completion FIFO when Infinite Receiver Credits are advertized. You must either:

- Restrict the number of outstanding Non Posted requests, so as to keep the total number of completions received less than 64 and within the completion of the FIFO size selected, or
- Use the RC interface straddle option. See [Figure 3-66](#page-179-0) for waveforms showing this option.

The straddle option, available only on the 256-bit wide RC interface, is enabled through the Vivado IP catalog. See [Chapter 4, Design Flow Steps](#page-194-0) for instructions on enabling the option in the IP catalog. When this option is enabled, the integrated block can start a new Completion TLP on byte lane 16 when the previous TLP has ended at or before byte lane 15 in the same beat. Thus, with this option enabled, it is possible for the integrated block to send two Completion TLPs entirely in the same beat on the RC interface, if neither of them has more than one Dword of payload.

The straddle setting is only available when the interface width is set to 256 bits and the RC interface is set to Dword-aligned mode.

[Table 3-6](#page-110-0) lists the valid combinations of interface width, addressing mode, and the straddle option.

| Interface Width | Alignment Mode | Straddle Option | Description | |
|------------------------|-----------------------|------------------------|--|--|
| 64 bits | Dword-aligned | Not applicable | 64-bit, Dword-aligned | |
| 64 bits | Address-aligned | Not applicable | 64-bit, Address-aligned | |
| 128 bits | Dword-aligned | Not applicable | 128-bit, Dword-aligned | |
| 128 bits | Address-aligned | Not applicable | 128-bit, Address-aligned | |
| 256 bits | Dword-aligned | Disabled | 256-bit, Dword-aligned, straddle disabled | |
| 256 bits | Dword-aligned | Fnabled | 256-bit, Dword-aligned, straddle enabled (only allowed for the Requester Completion interface) | |
| 256 bits | Address-aligned | Not applicable | 256-bit, Address-aligned | |

Table 3-6: **Valid Combinations of Interface Width, Alignment Mode, and Straddle**

Receive Transaction Ordering

The core contains logic on its receive side to ensure that TLPs received from the link and delivered on its completer request interface and requester completion interface do not violate the PCI Express transaction ordering constraints. The ordering actions performed by the integrated block are based on the following key rules:

• Posted requests must be able to pass Non-Posted requests on the Completer reQuest (CQ) interface. To enable this capability, the integrated block implements a flow control mechanism on the CQ interface through which user logic can control the flow of Non-Posted requests without affecting Posted requests. The user logic signals the availability of a buffer to receive a Non-Posted request by asserting the pcie_cq_np_req signal.

The integrated block delivers a Non-Posted request to the user application only when the available credit is non-zero. The integrated block continues to deliver Posted requests while the delivery of Non-Posted requests has been paused for lack of credit. When no back pressure is applied by the credit mechanism for the delivery of Non-Posted requests, the integrated block delivers Posted and Non-Posted requests in the same order as received from the link. For more information on controlling the flow of Non-Posted requests, see [Selective Flow Control for Non-Posted Requests, page 131.](#page-130-0)

- PCIe ordering requires that a completion TLP not be allowed to pass a Posted request, except in the following cases:
	- ° Completions with the Relaxed Ordering attribute bit set can pass Posted requests
	- Completions with the ID-based ordering bit set can pass a Posted request if the Completer ID is different from the Posted Requestor ID.

The integrated block does not start the transfer of a Completion TLP received from the link on the Requester Completion (RC) interface until it has completely transferred all Posted TLPs that arrived before it, unless one of the two rules applies.

After a TLP has been transferred completely to the user interface, it is the responsibility of the user application to enforce ordering constraints whenever needed.

| Row Pass | Posted | Non-Posted | Completion |
|-------------------|---|-------------------|------------|
| Posted | No | Yes | Yes |
| Non-Posted | No | No | Yes |
| Completion | a) No b) Yes (Relaxing Ordering) c) Yes (ID Based Ordering) | Yes | No |

Table 3-7: **Receive Ordering Rules**

Transmit Transaction Ordering

On the transmit side, the integrated block receives TLPs on two different interfaces: the Requester reQuest (RQ) interface and the Completer Completion (CC) interface. The integrated block does not re-order transactions received from each of these interfaces. It is difficult to predict how the requester-side requests and completer-side completions are ordered in the transmit pipeline of the integrated block, after these have been multiplexed into a single traffic stream. In cases where completion TLPs must maintain ordering with respect to requests, user logic can supply a 4-bit sequence number with any request that needs to maintain strict ordering with respect to a Completion transmitted from the CC interface, on the seq_num[3:0] inputs within the s_axis_rq_tuser bus. The integrated block places this sequence number on its pcie rq seq num[3:0] output and asserts pcie_rq_seq_num_vld when the request TLP has reached a point in the transmit pipeline at which no new completion TLP from the user application can pass it. This mechanism can be used in the following situations to maintain TLP order:

- The user logic requires ordering to be maintained between a request TLP and a completion TLP that follows it. In this case, user logic must wait for the sequence number of the requester request to appear on the $\text{pie_rq_seq_num}[3:0]$ output before starting the transfer of the completion TLP on the target completion interface.
- The user logic requires ordering to be maintained between a request TLP and MSI/ MSI-X TLP signaled through the MSI Message interface. In this case, the user logic must wait for the sequence number of the requester request to appear on the pcie_rq_seq_num[3:0] output before signaling MSI or MSI-X on the MSI Message interface.

Clocking Requirements

All user interface signals of the core are timed with respect to the user clock (user_clk), which can have a frequency of 62.5, 125, or 250 MHz, depending on the link speed and link width configured (see [Table 3-5\)](#page-107-0).

Interface Operation

This section describes the operation of the user interfaces of the core.

Completer Interface

This interface maps the transactions (memory, I/O read/write, messages, Atomic Operations) received from the PCIe link into transactions on the Completer reQuest (CQ) interface based on the AXI4-Stream protocol. The completer interface consists of two separate interfaces, one for data transfers in each direction. Each interface is based on the AXI4-Stream protocol, and its width can be configured as 64, 128, or 256 bits. The CQ interface is for transfer of requests (with any associated payload data) to the user application, and the Completer Completion (CC) interface is for transferring the Completion data (for a Non-Posted request) from the user application for forwarding on the link. The two interfaces operate independently. That is, the integrated block can transfer new requests over the CQ interface while receiving a Completion for a previous request.

Completer Request Descriptor Formats

The integrated block transfers each request TLP received from the link over the CQ interface as an independent AXI4-Stream packet. Each packet starts with a descriptor and can have payload data following the descriptor. The descriptor is always 16 bytes long, and is sent in the first 16 bytes of the request packet. The descriptor is transferred during the first two beats on a 64-bit interface, and in the first beat on a 128-bit or 256-bit interface.

The formats of the descriptor for different request types are illustrated in [Figure 3-13](#page-113-0), [Figure 3-14](#page-113-1), [Figure 3-15](#page-114-0), and [Figure 3-16.](#page-114-1) The format of [Figure 3-13](#page-113-0) applies when the request TLP being transferred is a memory read/write request, an I/O read/write request, or an Atomic Operation request. The format of [Figure 3-14](#page-113-1) is used for Vendor-Defined Messages (Type 0 or Type 1) only. The format of [Figure 3-15](#page-114-0) is used for all ATS messages (Invalid Request, Invalid Completion, Page Request, PRG Response). For all other messages, the descriptor takes the format of [Figure 3-16](#page-114-1).

Figure 3-13: **Completer Request Descriptor Format for Memory, I/O, and Atomic Op Requests**

Figure 3-14: **Completer Request Descriptor Format for Vendor-Defined Messages**

Figure 3-15: **Completer Request Descriptor Format for ATS Messages**

[Table 3-8](#page-114-2) describes the individual fields of the completer request descriptor.

Table 3-8: **Completer Request Descriptor Fields** *(Cont'd)*

• 67: VF3 • 68: VF4 • 69: VF5

Table 3-8: **Completer Request Descriptor Fields** *(Cont'd)*

Table 3-8: **Completer Request Descriptor Fields** *(Cont'd)*

Table 3-9: **Transaction Types**

Table 3-9: **Transaction Types** *(Cont'd)*

Completer Request Interface Operation

[Figure 3-17](#page-118-0) illustrates the signals associated with the completer request interface of the core. The core delivers each TLP on this interface as an AXI4-Stream packet. The packet starts with a 128-bit descriptor, followed by data in the case of TLPs with a payload.

Figure 3-17: **Completer Request Interface Signals**

The completer request interface supports two distinct data alignment modes. In the Dword-aligned mode, the first byte of valid data appears in lane *n* = (16 + *A* mod 4) mod *w*, where:

- *A* is the byte-level starting address of the data block being transferred
- *w* is the width of the interface in bytes

In the address-aligned mode, the data always starts in a new beat after the descriptor has ended, and its first valid byte is on lane $n = A$ mod w, where w is the width of the interface in bytes. For memory, I/O, and Atomic Operation requests, address *A* is the address contained in the request. For messages, the address is always taken as 0 for the purpose of determining the alignment of its payload.

Completer Memory Write Operation

The timing diagrams in [Figure 3-18](#page-120-0), [Figure 3-19](#page-121-0), and [Figure 3-20](#page-122-0) illustrate the Dword-aligned transfer of a memory write TLP received from the link across the Completer reQuest (CQ) interface, when the interface width is configured as 64, 128, and 256 bits, respectively. For illustration purposes, the starting Dword address of the data block being written into memory is assumed to be $(m \times 32 + 1)$, for an integer $m > 0$. Its size is assumed to be *n* Dwords, for some *n* = *k* × 32 + 29, *k* > 0.

In both Dword-aligned and address-aligned modes, the transfer starts with the 16 descriptor bytes, followed immediately by the payload bytes. The m_axis_cq_tvalid signal remains asserted over the duration of the packet. You can prolong a beat at any time by deasserting m_axis_cq_tready. The AXI4-Stream interface signals m_axis_cq_tkeep (one per Dword position) indicate the valid Dwords in the packet including the descriptor and any null bytes inserted between the descriptor and the payload. That is, the tkeep bits are set to 1 contiguously from the first Dword of the descriptor until the last Dword of the payload. During the transfer of a packet, the tkeep bits can be 0 only in the last beat of the packet, when the packet does not fill the entire width of the interface. The $m_axis_cq_tlast$ signal is always asserted in the last beat of the packet.

The CQ interface also includes the First Byte Enable and the Last Enable bits in the m_axis_cq_tuser bus. These are valid in the first beat of the packet, and specify the valid bytes of the first and last Dwords of payload.

The $m_axi_cq_t$ tuser bus also provides several informational signals that can be used to simplify the logic associated with the user interface, or to support additional features. The sop signal is asserted in the first beat of every packet, when its descriptor is on the bus. The byte enable outputs byte $en[31:0]$ (one per byte lane) indicate the valid bytes in the payload. The bits of byte_en are asserted only when a valid payload byte is in the corresponding lane (that is, not asserted for descriptor or padding bytes between the descriptor and payload). The asserted byte enable bits are always contiguous from the start of the payload, except when the payload size is two Dwords or less. For cases of one-Dword and two-Dword writes, the byte enables can be non-contiguous. Another special case is that of a zero-length memory write, when the integrated block transfers a one-Dword payload with all byte_en bits set to 0. Thus, in all cases the user logic can use the byte_en signals directly to enable the writing of the associated bytes into memory.

In the Dword-aligned mode, there can be a gap of zero, one, two, or three byte positions between the end of the descriptor and the first payload byte, based on the address of the first valid byte of the payload. The actual position of the first valid byte in the payload can be determined either from first be[3:0] or byte $en[31:0]$ in the m axis cq tuser bus.

When a Transaction Processing Hint is present in the received TLP, the integrated block transfers the parameters associated with the hint (TPH Steering Tag and Steering Tag Type) on signals within the m_axis_cq_tuser bus.

Figure 3-18: **Memory Write Transaction on the Completer Request Interface (Dword-Aligned Mode, Interface Width = 64 Bits)**

Figure 3-19: **Memory Write Transaction on the Completer Request Interface (Dword-Aligned Mode, Interface Width = 128 Bits)**

Figure 3-20: **Memory Write Transaction on the Completer Request Interface (Dword-Aligned Mode, Interface Width = 256 Bits)**

The timing diagrams in [Figure 3-21](#page-123-0), [Figure 3-22](#page-124-0), and [Figure 3-23](#page-125-0) illustrate the address-aligned transfer of a memory write TLP received from the link across the CQ interface, when the interface width is configured as 64, 128 and 256 bits, respectively. For the purpose of illustration, the starting Dword address of the data block being written into

memory is assumed to be (*m* × 32 + 1), for an integer *m* > 0. Its size is assumed to be *n* Dwords, for some $n = k \times 32 + 29$, $k > 0$.

In the address-aligned mode, the delivery of the payload always starts in the beat following the last byte of the descriptor. The first byte of the payload can appear on any byte lane, based on the address of the first valid byte of the payload. The keep outputs m axis cq tkeep remain High in the gap between the descriptor and the payload. The actual position of the first valid byte in the payload can be determined either from the least significant bits of the address in the descriptor or from the byte enable bits byte $en[31:0]$ in the m axis cq tuser bus.

For writes of two Dwords or less, the 1s on byte_en cannot be contiguous from the start of the payload. In the case of a zero-length memory write, the integrated block transfers a one-Dword payload with the byte_en bits all set to 0 for the payload bytes.

Figure 3-21: **Memory Write Transaction on the Completer Request Interface (Address-Aligned Mode, Interface Width = 64 Bits)**

Figure 3-22: **Memory Write Transaction on the Completer Request Interface (Address-Aligned Mode, Interface Width = 128 Bits)**

m_axis_cq_tda m_axis_cq_td m axis cq tdat m_axis_cq_tdata m_axis_cq_tdata m_axis_cq_tdata m axis cq tdata m axis m_axis_ m_axis_cq_ m_axis (first_be) m_axis_cq_

(last_be) m_axis_cq $(byte_en[3:0]) m_axis_cq_t$ (byte_en[7:4]) m _axis_cq_tus (byte_en[11:8]) m _axis_cq_tus $(byte_en[15:12]) m_axis_cq_tu$ $(byte_en[19:16])$ m_axis_cq_tus $(byte_en[23:20) m_axis_cq_tu$ $(byte_en[27:24])$ m_axis_cq_tus (byte_en[31:28]) m_axis_cq_tus (sop) m_axis_cq (discontinue) m_axis_cq

Figure 3-23: **Memory Write Transaction on the Completer Request Interface (Address-Aligned Mode, Interface Width = 256 Bits)**

Completer Memory Read Operation

A memory read request is transferred across the completer request interface in the same manner as a memory write request, except that the AXI4-Stream packet contains only the 16-byte descriptor. The timing diagrams in [Figure 3-24,](#page-126-0) [Figure 3-25,](#page-127-0) and [Figure 3-26](#page-128-0) illustrate the transfer of a memory read TLP received from the link across the completer request interface, when the interface width is configured as 64, 128, and 256 bits,

respectively. The packet occupies two consecutive beats on the 64-bit interface, while it is transferred in a single beat on the 128- and 256-bit interfaces. The m_axis_cq_tvalid signal remains asserted over the duration of the packet. You can prolong a beat at any time by deasserting m_axis_cq_tready. The sop signal in the m_axis_cq_tuser bus is asserted when the first descriptor byte is on the bus.

Figure 3-24: **Memory Read Transaction on the Completer Request Interface (Interface Width = 64 Bits)**

Figure 3-25: **Memory Read Transaction on the Completer Request Interface (Interface Width = 128 Bits)**

Figure 3-26: **Memory Read Transaction on the Completer Request Interface (Interface Width = 256 Bits)**

The byte enable bits associated with the read request for the first and last Dwords are supplied by the integrated block on the m_axis_cq_tuser sideband bus. These bits are valid when the first descriptor byte is being transferred, and must be used to determine the byte-level starting address and the byte count associated with the request. For the special cases of one-Dword and two-Dword reads, the byte enables can be non-contiguous. The byte enables are contiguous in all other cases. A zero-length memory read is sent on the CQ interface with the Dword count field in the descriptor set to 1 and the first and last byte enables set to 0.

The user application must respond to each memory read request with a Completion. The data requested by the read can be sent as a single Completion or multiple Split Completions. These Completions must be sent through the Completer Completion (CC) interface of the integrated block. The Completions for two distinct requests can be sent in any order, but the Split Completions for the same request must be in order. The operation of the CC interface is described in [Completer Completion Interface Operation, page 132](#page-131-0).

I/O Write Operation

The transfer of an I/O write request on the CQ interface is similar to that of a memory write request with a one-Dword payload. The transfer starts with the 128-bit descriptor, followed by the one-Dword payload. When the Dword-aligned mode is in use, the payload Dword immediately follows the descriptor. When the address-alignment mode is in use, the payload Dword is supplied in a new beat after the descriptor, and its alignment in the datapath is based on the address in the descriptor. The First Byte Enable bits in the m_axis_cq_tuser indicate the valid bytes in the payload. The byte enable bits byte_en also provide this information.

Because an I/O write is a Non-Posted transaction, the user logic must respond to it with a Completion containing no data payload. The Completions for I/O requests can be sent in any order. Errors associated with the I/O write transaction can be signaled to the requester by setting the Completion Status field in the completion descriptor to CA (Completer Abort) or UR (Unsupported Request), as is appropriate. The operation of the Completer Completion interface is described in [Completer Completion Interface Operation, page 132.](#page-131-0)

I/O Read Operation

The transfer of an I/O read request on the CQ interface is similar to that of a memory read request, and involves only the descriptor. The length of the requested data is always one Dword, and the First Byte Enable bits in $m_axis_cq_tuser$ indicate the valid bytes to be read.

The user logic must respond to an I/O read request with a one-Dword Completion (or a Completion with no data in the case of an error). The Completions for two distinct I/O read requests can be sent in any order. Errors associated with an I/O read transaction can be signaled to the requester by setting the Completion Status field in the completion descriptor to CA (Completer Abort) or UR (Unsupported Request), as is appropriate. The operation of the Completer Completion interface is described in [Completer Completion](#page-131-0) [Interface Operation, page 132](#page-131-0).

Atomic Operations on the Completer Request Interface

The transfer of an Atomic Op request on the completer request interface is similar to that of a memory write request. The payload for an Atomic Op can range from one Dword to eight Dwords, and its starting address is always aligned on a Dword boundary. The transfer starts with the 128-bit descriptor, followed by the payload. When the Dword-aligned mode is in use, the first payload Dword immediately follows the descriptor. When the address-alignment mode is in use, the payload starts in a new beat after the descriptor, and its alignment is based on the address in the descriptor. The m_axis_cq_tkeep output indicates the end of the payload. The byte_en signals in m _axis_cq_tuser also indicate the valid bytes in the payload. The First Byte Enable and Last Byte Enable bits in m axis cq tuser should not be used for Atomic Operations.

Because an Atomic Operation is a Non-Posted transaction, the user logic must respond to it with a Completion containing the result of the operation. Errors associated with the

operation can be signaled to the requester by setting the Completion Status field in the completion descriptor to Completer Abort (CA) or Unsupported Request (UR), as is appropriate. The operation of the Completer Completion interface is described in [Completer Completion Interface Operation, page 132.](#page-131-0)

Message Requests on the Completer Request Interface

The transfer of a message on the CQ interface is similar to that of a memory write request, except that a payload might not always be present. The transfer starts with the 128-bit descriptor, followed by the payload, if present. When the Dword-aligned mode is in use, the payload immediately follows the descriptor. When the address-alignment mode is in use, the first Dword of the payload is supplied in a new beat after the descriptor, and always starts in byte lane 0. You can determine the end of the payload from the states of the m axis cq tlast and m axis cq tkeep signals. The byte en signals in m_axis_cq_tuser also indicate the valid bytes in the payload. The First Byte Enable and Last Byte Enable bits in m_axis_cq_tuser should not be used for Message transactions.

Aborting a Transfer

For any request that includes an associated payload, the integrated block can signal an error in the transferred payload by asserting the discontinue signal in the m_axis_cq_tuser bus in the last beat of the packet (along with m_axis_cq_tlast). This occurs when the integrated block has detected an uncorrectable error while reading data from its internal memories. The user application must discard the entire packet when it has detected discontinue asserted in the last beat of a packet. This condition is considered a fatal error in the integrated block.

Selective Flow Control for Non-Posted Requests

The *PCI Express Base Specification* [\[Ref 2\]](#page-321-0) requires that the Completer Request interface continue to deliver Posted transactions even when the user application is unable to accept Non-Posted transactions. To enable this capability, the integrated block implements a credit-based flow control mechanism on the CQ interface through which user logic can control the flow of Non-Posted requests without affecting Posted requests. The user logic signals the availability of buffers for receive Non-Posted requests using the pcie_cq_np_req signal. The core delivers a Non-Posted request only when the available credit is non-zero. The integrated block continues to deliver Posted requests while the delivery of Non-Posted requests has been paused for lack of credit. When no back pressure is applied by the credit mechanism for the delivery of Non-Posted requests, the integrated block delivers Posted and Non-Posted requests in the same order as received from the link.

The integrated block maintains an internal credit counter to track the credit available for Non-Posted requests on the completer request interface. The following algorithm is used to keep track of the available credit:

- On reset, the counter is set to 0.
- After the integrated block comes out of reset, in every clock cycle:

- If pcie cq np req is High and no Non-Posted request is being delivered this cycle, the credit count is incremented by 1, unless it has already reached its saturation limit of 32.
- If pcie_cq_np_req is Low and a Non-Posted request is being delivered this cycle, the credit count is decremented by 1, unless it is already 0.
- Otherwise, the credit count remains unchanged.
- The integrated block starts delivery of a Non-Posted TLP only if the credit count is greater than 0.

The user application can either provide a one-cycle pulse on pcie_cq_np_req each time it is ready to receive a Non-Posted request, or keep it permanently asserted if it does not need to exercise selective back pressure of Non-Posted requests. If the credit count is always non-zero, the integrated block delivers Posted and Non-Posted requests in the same order as received from the link. If it remains 0 for some time, Non-Posted requests can accumulate in the integrated block FIFO. When the credit count becomes non-zero later, the integrated block first delivers the accumulated Non-Posted requests that arrived before Posted requests already delivered, and then reverts to delivering the requests in the order received from the link.

The assertion and deassertion of the pcie_cq_np_req signal does not need to be aligned with the packet transfers on the completer request interface.

You can monitor the current value of the credit count on the output

pcie_cq_np_req_count[5:0]. The counter saturates at 32. Because of internal pipeline delays, there can be several cycles of delay between the integrated block receiving a pulse on the pcie_cq_np_req input and updating the pcie_cq_np_req_count output in response. Thus, when the user application has adequate buffer space available, it should provide the credit in advance so that Non-Posted requests are not held up by the core for lack of credit.

Completer Completion Interface Operation

[Figure 3-27](#page-132-0) illustrates the signals associated with the completer completion interface of the core. The core delivers each TLP on this interface as an AXI4-Stream packet.

Figure 3-27: **Completer Completion Interface Signals**

The core delivers each TLP on the Completer Completion (CC) interface as an AXI4-Stream packet. The packet starts with a 96-bit descriptor, followed by data in the case of Completions with a payload.

The CC interface supports two distinct data alignment modes. In the Dword-aligned mode, the first byte of valid data must be presented in lane *n* = (12 + *A* mod 4) mod *w*, where *A* is the byte-level starting address of the data block being transferred (as conveyed in the Lower Address field of the descriptor) and *w* the width of the interface in bytes (8, 16, or 32). In the address-aligned mode, the data always starts in a new beat after the descriptor has ended. When transferring the Completion payload for a memory or I/O read request, its first valid byte is on lane *n* = *A* mod *w*. For all other Completions, the payload is aligned with byte lane 0.

Completer Completion Descriptor Format

The user application sends completion data for a completer request to the CC interface of the integrated block as an independent AXI4-Stream packet. Each packet starts with a descriptor and can have payload data following the descriptor. The descriptor is always 12 bytes long, and is sent in the first 12 bytes of the completion packet. The descriptor is transferred during the first two beats on a 64-bit interface, and in the first beat on a 128 or 256-bit interface. When the user application splits the completion data for a request into multiple Split Completions, it must send each Split Completion as a separate AXI4-Stream packet, with its own descriptor.

The format of the completer completion descriptor is illustrated in [Figure 3-28](#page-133-0). The individual fields of the completer request descriptor are described in [Table 3-10.](#page-133-1)

Table 3-10: **Completer Completion Descriptor Fields** *(Cont'd)*

Completions with Successful Completion Status

The user application must return a Completion to the CC interface of the core for every Non-Posted request it receives from the completer request interface. When the request completes with no errors, the user application must return a Completion with Successful Completion (SC) status. Such a Completion might or might not contain a payload, depending on the type of request. Furthermore, the data associated with the request can be broken up into multiple Split Completions when the size of the data block exceeds the maximum payload size configured. The user logic is responsible for splitting the data block into multiple Split Completions when needed. The user application must transfer each Split

Completion over the completer completion interface as a separate AXI4-Stream packet, with its own 12-byte descriptor.

In the example timing diagrams of this section, the starting Dword address of the data block being transferred (as conveyed in bits [6:2] of the Lower Address field of the descriptor) is assumed to be (*m* × 8 + 1), for an integer *m*. The size of the data block is assumed to be *n* Dwords, for some $n = k \times 32 + 28$, $k > 0$.

The CC interface supports two data alignment modes: Dword-aligned and address-aligned. The timing diagrams in [Figure 3-29](#page-138-0), [Figure 3-30](#page-138-1), and [Figure 3-31](#page-139-0) illustrate the Dword-aligned transfer of a Completion from the user application across the CC interface, when the interface width is configured as 64, 128, and 256 bits, respectively. In this case, the first Dword of the payload starts immediately after the descriptor. When the data block is not a multiple of four bytes, or when the start of the payload is not aligned on a Dword address boundary, the user application must add null bytes to align the start of the payload on a Dword boundary and make the payload a multiple of Dwords. For example, when the data block starts at byte address 7 and has a size of 3 bytes, the user application must add three null bytes before the first byte and two null bytes at the end of the block to make it two Dwords long. Also, in the case of non-contiguous reads, not all bytes in the data block returned are valid. In that case, the user application must return the valid bytes in the proper positions, with null bytes added in gaps between valid bytes, when needed. The interface does not have any signals to indicate the valid bytes in the payload. This is not required, as the requester is responsible for keeping track of the byte enables in the request and discarding invalid bytes from the Completion.

In the Dword-aligned mode, the transfer starts with the 12 descriptor bytes, followed immediately by the payload bytes. The user application must keep the s_axis_cc_tvalid signal asserted over the duration of the packet. The integrated block treats the deassertion of s_axis_cc_tvalid during the packet transfer as an error, and nullifies the corresponding Completion TLP transmitted on the link to avoid data corruption.

The user application must also assert the $s_axis_cc_t$ last signal in the last beat of the packet. The integrated block can deassert s_axis_cc_tready in any cycle if it is not ready to accept data. The user application must not change the values on the CC interface during a clock cycle that the integrated block has deasserted s_axis_cc_tready.

Figure 3-29: **Transfer of a Normal Completion on the Completer Completion Interface (Dword-Aligned Mode, Interface Width = 64 Bits)**

Figure 3-30: **Transfer of a Normal Completion on the Completer Completion Interface (Dword-Aligned Mode, Interface Width = 128 Bits)**

Figure 3-31: **Transfer of a Normal Completion on the Completer Completion Interface (Dword-Aligned Mode, Interface Width = 256 Bits)**

In the address-aligned mode, the delivery of the payload always starts in the beat following the last byte of the descriptor. For memory read Completions, the first byte of the payload can appear on any byte lane, based on the address of the first valid byte of the payload. For all other Completions, the payload must start in byte lane 0.

The timing diagrams in [Figure 3-32](#page-140-0), [Figure 3-33](#page-140-1), and [Figure 3-34](#page-141-0) illustrate the address-aligned transfer of a memory read Completion across the completer completion interface, when the interface width is configured as 64, 128, and 256 bits, respectively. For the purpose of illustration, the starting Dword address of the data block being transferred (as conveyed in bits [6:2] of the Lower Address field of the descriptor) is assumed to be (*m* × 8 +1), for some integer m. The size of the data block is assumed to be *n* Dwords, for some *n* = *k* × 32 + 28, *k* > 0.

Figure 3-32: **Transfer of a Normal Completion on the Completer Completion Interface (Address-Aligned Mode, Interface Width = 64 Bits)**

Figure 3-33: **Transfer of a Normal Completion on the Completer Completion Interface (Address-Aligned Mode, Interface Width = 128 Bits)**

Figure 3-34: **Transfer of a Normal Completion on the Completer Completion Interface (Address-Aligned Mode, Interface Width = 256 Bits)**

Aborting a Completion Transfer

The user application can abort the transfer of a completion transaction on the completer completion interface at any time during the transfer of the payload by asserting the discontinue signal in the s_axis_cc_tuser bus. The integrated block nullifies the corresponding TLP on the link to avoid data corruption.

The user application can assert this signal in any cycle during the transfer, when the Completion being transferred has an associated payload. The user application can either choose to terminate the packet prematurely in the cycle where the error was signaled (by asserting s_axis_cc_tlast), or can continue until all bytes of the payload are delivered to the integrated block. In the latter case, the integrated block treats the error as sticky for the following beats of the packet, even if the user application deasserts the discontinue signal before reaching the end of the packet.

The discontinue signal can be asserted only when s_axis_cc_tvalid is High. The integrated block samples this signal when s_axis_cc_tvalid and s_axis_cc_tready are both asserted. Thus, after assertion, the discontinue signal should not be deasserted until s_axis_cc_tready is asserted.

When the integrated block is configured as an Endpoint, this error is reported by the integrated block to the Root Complex to which it is attached, as an Uncorrectable Internal Error using the Advanced Error Reporting (AER) mechanisms.

Completions with Error Status (UR and CA)

When responding to a request received on the completer request interface with an Unsupported Request (UR) or Completion Abort (CA) status, the user application must send a three-Dword completion descriptor in the format of [Figure 3-28,](#page-133-0) followed by five additional Dwords containing information on the request that generated the Completion. These five Dwords are necessary for the integrated block to log information about the request in its AER header log registers.

[Figure 3-35](#page-142-0) shows the sequence of information transferred when sending a Completion with UR or CA status. The information is formatted as an AXI4-Stream packet with a total of 8 Dwords, which are organized as follows:

- The first three Dwords contain the completion descriptor in the format of [Figure 3-28](#page-133-0).
- The fourth Dword contains the state of the following signals in $m_{\text{axis_cq_tuser}}$, copied from the request:
	- . The First Byte Enable bits first_be[3:0] in m_axis_cq_tuser.
	- . The Last Byte Enable bits last_be[3:0] in m_axis_cq_tuser.
	- ° Signals carrying information on Transaction Processing Hint: tph_present, tph_type[1:0], and tph_st_tag[7:0] in m_axis_cq_tuser.
- • The four Dwords of the request descriptor received from the integrated block with the request.

X12245

Figure 3-35: **Composition of the AXI4-Stream Packet for UR and CA Completions**

The entire packet takes four beats on the 64-bit interface, two beats on the 128-bit interface, and a single beat on the 256-bit interface. The packet is transferred in an identical

manner in both the Dword-aligned mode and the address-aligned mode, with the Dwords packed together. The user application must keep the s_axis_cc_tvalid signal asserted over the duration of the packet. It must also assert the s _axis_cc_tlast signal in the last beat of the packet. The integrated block can deassert s axis cc tready in any cycle if it is not ready to accept. The user application must not change the values on the CC interface in any cycle that the integrated block has deasserted s_axis_cc_tready.

Receive Message Interface

The core provides a separate receive-message interface which the user application can use to receive indications of messages received from the link. When the receive message interface is enabled, the integrated block signals the arrival of a message from the link by setting the cfg_msg_received_type[4:0] output to indicate the type of message (see [Table 3-12\)](#page-143-0) and pulsing the cfg_msg_received signal for one or more cycles. The duration of assertion of cfg_msg_received is determined by the type of message received (see [Table 3-13](#page-144-0)). When cfg_msg_received is High, the integrated block transfers any parameters associated with the message on the bus 8 bits at a time on the bus cfg_msg_received_data. The parameters transferred on this bus in each cycle of cfg_msg_received assertion for various message types are listed in [Table 3-13](#page-144-0). For Vendor-Defined Messages, the integrated block transfers only the first Dword of any associated payload across this interface. When larger payloads are in use, the completer request interface should be used for the delivery of messages.

Table 3-12: **Message Type Encoding on Receive Message Interface** *(Cont'd)*

Table 3-13: **Message Parameters on Receive Message Interface** *(Cont'd)*

[Figure 3-36](#page-146-0) is a timing diagram showing the example of a Set_Slot_Power_Limit message on the receive message interface. This message has an associated one-Dword payload. For this message, the parameters are transferred over six consecutive cycles. The following information appears on the cfg_msg_received_data bus in each cycle:

- Cycle 1: Bus number of Requester ID
- Cycle 2: Device/Function Number of Requester ID
- Cycle 3: Bits [7:0] of the payload Dword
- Cycle 4: Bits [15:8] of the payload Dword
- Cycle 5: Bits [23:16] of the payload Dword
- Cycle 6: Bits [31:24] of the payload Dword

The integrated block inserts a gap of at least one clock cycle between successive pulses on the cfg msg received output. There is no mechanism to apply back pressure on the message indications delivered through the receive message interface. When using this interface, the user logic must always be ready to receive message indications.

Receive Message Interface Design Requirements

When configured as an Endpoint, the user application must implement one of the following:

- 1. The user application must issue Non-Posted Requests that result in Completions with the RO bit set.
- 2. The user application must not exceed the configured completion space.

This requirement ensures the RX Completion buffer does not overflow.

Requester Interface

The requester interface enables a user Endpoint application to initiate PCI transactions as a bus master across the PCIe link to the host memory. For Root Complexes, this interface is also used to initiate I/O and configuration requests. This interface can also be used by both Endpoints and Root Complexes to send messages on the PCIe link. The transactions on this interface are similar to those on the completer interface, except that the roles of the core and the user application are reversed. Posted transactions are performed as single indivisible operations and Non-Posted transactions as split transactions.

The requester interface consists of two separate interfaces, one for data transfer in each direction. Each interface is based on the AXI4-Stream protocol, and its width can be configured as 64, 128, or 256 bits. The Requester reQuest (RQ) interface is for transfer of requests (with any associated payload data) from the user application to the integrated block, and the Requester Completion (RC) interface is used by the integrated block to deliver Completions received from the link (for Non-Posted requests) to the user application. The two interfaces operate independently. That is, the user application can transfer new requests over the RQ interface while receiving a completion for a previous request.

Requester Request Interface Operation

On the RQ interface, the user application delivers each TLP as an AXI4-Stream packet. The packet starts with a 128-bit descriptor, followed by data in the case of TLPs with a payload. [Figure 3-37](#page-147-0) shows the signals associated with the requester request interface.

Figure 3-37: **Requester Request Interface**

The RQ interface supports two distinct data alignment modes for transferring payloads. In the Dword-aligned mode, the user logic must provide the first Dword of the payload immediately after the last Dword of the descriptor. It must also set the bits in first_be[3:0] to indicate the valid bytes in the first Dword and the bits in last_be[3:0] (both part of the bus s_axis_rq_tuser) to indicate the valid bytes in the

last Dword of the payload. In the address-aligned mode, the user application must start the payload transfer in the beat following the last Dword of the descriptor, and its first Dword can be in any of the possible Dword positions on the datapath. The user application communicates the offset of the first Dword on the datapath using the addr of fset $[2:0]$ signals in s_axis_rq_tuser. As in the case of the Dword-aligned mode, the user application must also set the bits in $first_be[3:0]$ to indicate the valid bytes in the first Dword and the bits in last_be[3:0] to indicate the valid bytes in the last Dword of the payload.

When the Transaction Processing Hint Capability is enabled in the integrated block, the user application can provide an optional Hint with any memory transaction using the tph $*$ signals included in the s axis rq tuser bus. To supply a Hint with a request, the user logic must assert tph_present in the first beat of the packet, and provide the TPH Steering Tag and Steering Tag Type on tph_st_tag[7:0] and tph_st_type[1:0], respectively. Instead of supplying the value of the Steering Tag to be used, the user application also has the option of providing an indirect Steering Tag. This is done by setting the tph_indirect_tag_en signal to 1 when tph_present is asserted, and placing an index on tph st tag[7:0], instead of the tag value. The integrated block then reads the tag stored in its Steering Tag Table associated with the requester Function at the offset specified in the index and inserts it in the request TLP.

Requester Request Descriptor Formats

The user application must transfer each request to be transmitted on the link to the RQ interface of the integrated block as an independent AXI4-Stream packet. Each packet must start with a descriptor and can have payload data following the descriptor. The descriptor is always 16 bytes long, and must be sent in the first 16 bytes of the request packet. The descriptor is transferred during the first two beats on a 64-bit interface, and in the first beat on a 128-bit or 256-bit interface.

The formats of the descriptor for different request types are illustrated in [Figure 3-38](#page-149-0) through [Figure 3-42.](#page-151-0) The format of [Figure 3-38](#page-149-0) applies when the request TLP being transferred is a memory read/write request, an I/O read/write request, or an Atomic Operation request. The format in [Figure 3-39](#page-149-1) is used for Configuration Requests. The format in [Figure 3-40](#page-150-0) is used for Vendor-Defined Messages (Type 0 or Type 1) only. The format in [Figure 3-41](#page-150-1) is used for all ATS messages (Invalid Request, Invalid Completion, Page Request, PRG Response). For all other messages, the descriptor takes the format shown in [Figure 3-42](#page-151-0).

Figure 3-38: **Requester Request Descriptor Format for Memory, I/O, and Atomic Op Requests**

Figure 3-39: **Requester Request Descriptor Format for Configuration Requests**

Figure 3-40: **Requester Request Descriptor Format for Vendor-Defined Messages**

Figure 3-41: **Requester Request Descriptor Format for ATS Messages**

[Table 3-14](#page-151-1) describes the individual fields of the completer request descriptor.

| Bit Index | Field Name | Description |
|------------------|-------------------|---|
| 1:0 | Address Type | This field is defined for memory transactions and Atomic Operations only. The integrated block copies this field into the AT of the TL header of the request TLP. • 00: Address in the request is untranslated • 01: Transaction is a Translation Request • 10: Address in the request is a translated address • 11: Reserved |
| 63:2 | Address | This field applies to memory, I/O, and Atomic Op requests. This is the address of the first Dword referenced by the request. The user application must also set the First_BE and Last_BE bits in s_axis_rq_tuser to indicate the valid bytes in the first and last Dwords, respectively. When the transaction specifies a 32-bit address, bits [63:32] of this field must be set to 0. |
| 74:64 | Dword Count | These 11 bits indicate the size of the block (in Dwords) to be read or written (for messages, size of the message payload). The valid range for Memory Write Requests is 0-256 Dwords. Memory Read Requests have a valid range of 1-1024 Dwords. For I/O accesses, the Dword count is always 1. For a zero length memory read/write request, the Dword count must be 1, with the First_BE bits set to all zeros. The integrated block does not check the setting of this field against the actual length of the payload supplied (for requests with payload), nor against the maximum payload size or read request size settings of the integrated block. |

Table 3-14: **Requester Request Descriptor Fields**

Table 3-14: **Requester Request Descriptor Fields** *(Cont'd)*

Table 3-14: **Requester Request Descriptor Fields** *(Cont'd)*

Requester Memory Write Operation

In both Dword-aligned, the transfer starts with the sixteen descriptor bytes, followed immediately by the payload bytes. The user application must keep the s_axis_rq_tvalid signal asserted over the duration of the packet. The integrated block treats the deassertion of $s_axis_{rq}\text{tvalid during the packet transfer as an error, and}$ nullifies the corresponding Request TLP transmitted on the link to avoid data corruption.

The user application must also assert the s axis rq tlast signal in the last beat of the packet. The integrated block can deassert s_axis_rq_tready in any cycle if it is not ready to accept data. The user application must not change the values on the RQ interface during cycles when the integrated block has deasserted s_axis_rq_tready. The AXI4-Stream interface signals m axis cq tkeep (one per Dword position) must be set to indicate the valid Dwords in the packet including the descriptor and any null bytes inserted between the descriptor and the payload. That is, the tkeep bits must be set to 1 contiguously from the first Dword of the descriptor until the last Dword of the payload. During the transfer of a packet, the tkeep bits can be 0 only in the last beat of the packet, when the packet does not fill the entire width of the interface.

The requester request interface also includes the First Byte Enable and the Last Enable bits in the s axis rg tuser bus. These must be set in the first beat of the packet, and provide information of the valid bytes in the first and last Dwords of the payload.

The user application must limit the size of the payload transferred in a single request to the maximum payload size configured in the integrated block, and must ensure that the payload does not cross a 4 Kbyte boundary. For memory writes of two Dwords or less, the 1s in first_be and last_be can be non-contiguous. For the special case of a zero-length memory write request, the user application must provide a dummy one-Dword payload with first_be and last_be both set to all 0s. In all other cases, the 1 bits in first_be and last be must be contiguous.

The timing diagrams in [Figure 3-43](#page-155-0), [Figure 3-44](#page-155-1), and [Figure 3-45](#page-156-0) illustrate the Dword-aligned transfer of a memory write request from the user application across the requester request interface, when the interface width is configured as 64, 128, and 256 bits,

respectively. For illustration purposes, the size of the data block being written into user application memory is assumed to be *n* Dwords, for some $n = k \times 32 + 29$, $k > 0$.

Figure 3-43: **Memory Write Transaction on the Requester Request Interface (Dword-Aligned Mode, Interface Width = 64 Bits)**

Figure 3-45: **Memory Write Transaction on the Requester Request Interface (Dword-Aligned Mode, Interface Width = 256 Bits)**

The timing diagrams in [Figure 3-46](#page-157-0), [Figure 3-47](#page-157-1), and [Figure 3-48](#page-158-0) illustrate the address-aligned transfer of a memory write request from the user application across the RQ interface, when the interface width is configured as 64, 128, and 256 bits, respectively. For illustration purposes, the starting Dword offset of the data block being written into user application memory is assumed to be $(m \times 32 + 1)$, for some integer $m > 0$. Its size is assumed to be *n* Dwords, for some $n = k \times 32 + 29$, $k > 0$.

In the address-aligned mode, the delivery of the payload always starts in the beat following the last byte of the descriptor. The first Dword of the payload can appear at any Dword position. The user application must communicate the offset of the first Dword of the payload on the datapath using the addr_offset[2:0] signal in s_axis_rq_tuser. The user application must also set the bits in $first_be[3:0]$ to indicate the valid bytes in the first Dword and the bits in last_be[3:0] to indicate the valid bytes in the last Dword of the payload.

Figure 3-46: **Memory Write Transaction on the Requester Request Interface (Address-Aligned Mode, Interface Width = 64 Bits)**

Figure 3-47: **Memory Write Transaction on the Requester Request Interface (Address-Aligned Mode, Interface Width = 128 Bits)**

Figure 3-48: **Memory Write Transaction on the Requester Request Interface (Address-Aligned Mode, Interface Width = 256 Bits)**

Non-Posted Transactions with No Payload

Non-Posted transactions with no payload (memory read requests, I/O read requests, Configuration read requests) are transferred across the RQ interface in the same manner as a memory write request, except that the AXI4-Stream packet contains only the 16-byte descriptor. The timing diagrams in [Figure 3-49](#page-159-0), [Figure 3-50,](#page-160-0) and [Figure 3-51](#page-161-0) illustrate the transfer of a memory read request across the RQ interface, when the interface width is configured as 64, 128, and 256 bits, respectively. The packet occupies two consecutive beats on the 64-bit interface, while it is transferred in a single beat on the 128- and 256-bit interfaces. The s axis rq tvalid signal must remain asserted over the duration of the packet. The integrated block can deassert s_axis_rq_tready to prolong the beat. The s_axis_rq_tlast signal must be set in the last beat of the packet, and the bits in s_axis_rq_tkeep[7:0] must be set in all Dword positions where a descriptor is present.

The valid bytes in the first and last Dwords of the data block to be read must be indicated using first_be[3:0] and last_be[3:0], respectively. For the special case of a zero-length memory read, the length of the request must be set to one Dword, with both first_be[3:0] and last_be[3:0] set to all 0s. Additionally when in address-aligned

mode, addr_offset[2:0] in s_axis_rq_tuser specifies the desired starting alignment of data returned on the Requester Completion interface. The alignment is not required to be correlated to the address of the request.

Figure 3-49: **Memory Read Transaction on the Requester Request Interface (Interface Width = 64 Bits)**

Figure 3-50: **Memory Read Transaction on the Requester Request Interface (Interface Width = 128 Bits)**

Figure 3-51: **Memory Read Transaction on the Requester Request Interface (Interface Width = 256 Bits)**

Non-Posted Transactions with a Payload

The transfer of a Non-Posted request with payload (an I/O write request, Configuration write request, or Atomic Operation request) is similar to the transfer of a memory request, with the following changes in how the payload is aligned on the datapath:

- In the Dword-aligned mode, the first Dword of the payload follows the last Dword of the descriptor, with no gaps between them.
- In the address-aligned mode, the payload must start in the beat following the last Dword of the descriptor. The payload can start at any Dword position on the datapath. The offset of its first Dword must be specified using the addr_offset [2:0] signal.

For I/O and Configuration write requests, the valid bytes in the one-Dword payload must be indicated using first_be[3:0]. For Atomic Operation requests, all bytes in the first and last Dwords are assumed valid.

Message Requests on the Requester Interface

The transfer of a message on the RQ interface is similar to that of a memory write request, except that a payload might not always be present. The transfer starts with the 128-bit descriptor, followed by the payload, if present. When the Dword-aligned mode is in use, the first Dword of the payload must immediately follow the descriptor. When the address-alignment mode is in use, the payload must start in the beat following the descriptor, and must be aligned to byte lane 0. The addr_offset input to the integrated block must be set to 0 for messages when the address-aligned mode is in use. The integrated block determines the end of the payload from s_axis_rq_tlast and s_axis_rq_tkeep signals. The First Byte Enable and Last Byte Enable bits (first_be and last be) are not used for message requests.

Aborting a Transfer

For any request that includes an associated payload, the user application can abort the request at any time during the transfer of the payload by asserting the discontinue signal in the $s_axis_rq_tuser$ bus. The integrated block nullifies the corresponding TLP on the link to avoid data corruption.

The user application can assert this signal in any cycle during the transfer, when the request being transferred has an associated payload. The user application can either choose to terminate the packet prematurely in the cycle where the error was signaled (by asserting s_axis_rq_tlast), or can continue until all bytes of the payload are delivered to the integrated block. In the latter case, the integrated block treats the error as sticky for the following beats of the packet, even if the user application deasserts the discontinue signal before reaching the end of the packet.

The discontinue signal can be asserted only when s axis rq tvalid is High. The integrated block samples this signal when s_axis_rq_tvalid and s_axis_rq_tready are both High. Thus, after assertion, the discontinue signal should not be deasserted until s axis rq tready is High.

When the integrated block is configured as an Endpoint, this error is reported by the integrated block to the Root Complex it is attached to, as an Uncorrectable Internal Error using the Advanced Error Reporting (AER) mechanisms.

Tag Management for Non-Posted Transactions

The requester side of the integrated block maintains the state of all pending Non-Posted transactions (memory reads, I/O reads and writes, configuration reads and writes, Atomic Operations) initiated by the user application, so that the completions returned by the targets can be matched against the corresponding requests. The state of each outstanding transaction is held in a Split Completion Table in the requester side of the interface, which has a capacity of 64 Non-Posted transactions. The returning Completions are matched with the pending requests using a 6-bit tag. There are two options for management of these tags.

• Internal Tag Management: This mode of operation is selected by setting the AXISTEN_IF_ENABLE_CLIENT_TAG parameter to FALSE, which is the default setting for the core. In this mode, logic within the integrated block is responsible for allocating the tag for each Non-Posted request initiated from the requester side. The integrated block maintains a list of free tags and assigns one of them to each request when the user application initiates a Non-Posted transaction, and communicates the assigned tag value to the user application through the output $pcie_rq_tag[5:0]$. The value on this bus is valid when the integrated block asserts $pcie_{rq_tag_v1d}$. The user logic must copy this tag so that any Completions delivered by the integrated block in response to the request can be matched to the request.

In this mode, logic within the integrated block checks for the Split Completion Table full condition, and back pressures a Non-Posted request from the user application (using s_axis_rq_tready) if the total number of Non-Posted requests currently outstanding has reached its limit (64).

• External Tag Management: In this mode, the user logic is responsible for allocating the tag for each Non-Posted request initiated from the requester side. The user logic must choose the tag value without conflicting with the tags of all other Non-Posted transactions outstanding at that time, and must communicate this chosen tag value to the integrated block through the request descriptor. The integrated block still maintains the outstanding requests in its Split Completion Table and matches the incoming Completions to the requests, but does not perform any checks for the uniqueness of the tags, or for the Split Completion Table full condition.

When internal tag management is in use, the integrated block asserts $pcie_rq_tag_vld$ for one cycle for each Non-Posted request, after it has placed its allocated tag on pcie_rq_tag[5:0]. There can be a delay of several cycles between the transfer of the request on the RQ interface and the assertion of pcie_rq_tag_v1d by the integrated block to provide the allocated tag for the request. The user application can, meanwhile, continue to send new requests. The tags for requests are communicated on the pcie_rq_tag bus in FIFO order, so it is easy to associate the tag value with the request it transferred. A tag is reused when the end-of-frame (EOF) of the last completion of a split completion is accepted by the user application.

Avoiding Head-of-Line Blocking for Posted Requests

The integrated block can hold a Non-Posted request received on its RQ interface for lack of transmit credit or lack of available tags. This could potentially result in head-of-line (HOL) blocking for Posted transactions. The integrated block provides a mechanism for the user logic to avoid this situation through these signals:

- pcie_tfc_nph_av[1:0]: These outputs indicate the Header Credit currently available for Non-Posted requests, where:
	- \cdot 00 = no credit available
	- $01 = 1$ credit

- \cdot 10 = 2 credits
- $11 = 3$ or more credits
- pcie_tfc_npd_av[1:0]: These outputs indicate the Data Credit currently available for Non-Posted requests, where:
	- \cdot 00 = no credit available
	- $01 = 1$ credit
	- ϵ 10 = 2 credits
	- $11 = 3$ or more credits

The user logic can optionally check these outputs before transmitting Non-Posted requests. Because of internal pipeline delays, the information on these outputs is delayed by two user clock cycles from the cycle in which the last byte of the descriptor is transferred on the RQ interface. Thus, the user logic must adjust these values, taking into account any Non-Posted requests transmitted in the two previous clock cycles. [Figure 3-52](#page-164-0) illustrates the operation of these signals for the 256-bit interface. In this example, the integrated block initially had three Non-Posted Header Credits and two Non-Posted Data Credits, and had three free tags available for allocation. Request 1 from the user application had a one-Dword payload, and therefore consumed one header and data credit each, and also one tag. Request 2 in the next clock cycle consumed one header credit, but no data credit. When the user application presents Request 3 in the following clock cycle, it must adjust the available credit and available tag count by taking into account requests 1 and 2. If Request 3 consumes one header credit and one data credit, both available credits are 0 two cycles later, as also the number of available tags.

[Figure 3-53](#page-165-0) and [Figure 3-54](#page-165-1) illustrate the timing of the credit and tag available signals for the same example, for interface width of 128 bits and 64 bits, respectively.

Gen3 Integrated Block for PCIe v4.1 www.xilinx.com **165** PG156 January 29, 2016

Figure 3-53: **Credit and Tag Availability Signals on the Requester Request Interface (Interface Width = 128 Bits)**

Maintaining Transaction Order

The integrated block does not change the order of requests received from the user application on its requester interface when it transmits them on the link. In cases where the user application would like to have precise control of the order of transactions sent on the RQ interface and the CC interface (typically to avoid Completions from passing Posted requests when using strict ordering), the integrated block provides a mechanism for the user application to monitor the progress of a Posted transaction through its pipeline, so that it can determine when to schedule a Completion on the completer completion interface without the risk of passing a specific Posted request transmitted from the requester request interface,

When transferring a Posted request (memory write transactions or messages) across the requester request interface, the user application can provide an optional 4-bit sequence number to the integrated block on its $seq_num[3:0]$ input within $s_axis_rq_tuser$. The sequence number must be valid in the first beat of the packet. The user application can then monitor the $pcie_rq_seq_num[3:0]$ output of the core for this sequence number to appear. When the transaction has reached a stage in the internal transmit pipeline of the integrated block where a Completion cannot pass it, the integrated block asserts pcie_rq_seq_num_valid for one cycle and provides the sequence number of the Posted request on the pcie rq seq num[3:0] output. Any Completions transmitted by the integrated block after the sequence number has appeared on $pcie_rq_seq_num[3:0]$ cannot pass the Posted request in the internal transmit pipeline.

Requester Completion Interface Operation

Completions for requests generated by the user logic are presented on the integrated block Request Completion (RC) interface. See [Figure 3-55](#page-166-0) for an illustration of signals associated with the requester completion interface. When straddle is not enabled, the integrated block delivers each TLP on this interface as an AXI4-Stream packet. The packet starts with a 96-bit descriptor, followed by data in the case of Completions with a payload.

Figure 3-55: **Requester Completion Interface**

The RC interface supports two distinct data alignment modes for transferring payloads. In the Dword-aligned mode, the integrated block transfers the first Dword of the Completion payload immediately after the last Dword of the descriptor. In the address-aligned mode, the integrated block starts the payload transfer in the beat following the last Dword of the

descriptor, and its first Dword can be in any of the possible Dword positions on the datapath. The alignment of the first Dword of the payload is determined by an address offset provided by the user application when it sent the request to the integrated block (that is, the setting of the $addr \circ f f set[2:0]$ input of the RQ interface). Thus, the address-aligned mode can be used on the RC interface only if the RQ interface is also configured to use the address-aligned mode.

Requester Completion Descriptor Format

The RC interface of the integrated block sends completion data received from the link to the user application as AXI4-Stream packets. Each packet starts with a descriptor and can have payload data following the descriptor. The descriptor is always 12 bytes long, and is sent in the first 12 bytes of the completion packet. The descriptor is transferred during the first two beats on a 64-bit interface, and in the first beat on a 128- or 256-bit interface. When the completion data is split into multiple Split Completions, the integrated block sends each Split Completion as a separate AXI4-Stream packet, with its own descriptor.

The format of the Requester Completion descriptor is illustrated in [Figure 3-56.](#page-167-0) The individual fields of the RC descriptor are described in [Table 3-15.](#page-167-1)

Figure 3-56: **Requester Completion Descriptor Format**

Transfer of Completions with no Data

The timing diagrams in [Figure 3-57](#page-170-0), [Figure 3-58](#page-170-1), and [Figure 3-59](#page-171-0) illustrate the transfer of a Completion TLP received from the link with no associated payload across the RC interface, when the interface width is configured as 64, 128, and 256 bits, respectively. The timing diagrams in this section assume that the Completions are not straddled on the 256-bit interface. The straddle feature is described in [Straddle Option for 256-Bit Interface,](#page-177-0) [page 178.](#page-177-0)

Figure 3-57: **Transfer of a Completion with no Data on the Requester Completion Interface (Interface Width = 64 Bits)**

Figure 3-59: **Transfer of a Completion with no Data on the Requester Completion Interface (Interface Width = 256 Bits)**

The entire transfer of the Completion TLP takes only a single beat on the 256- and 128-bit interfaces, and two beats on the 64-bit interface. The integrated block keeps the $m_axis_rc_tvalid$ signal asserted over the duration of the packet. The user application can prolong a beat at any time by deasserting m_axis_rc_tready. The AXI4-Stream interface signals m_axis_rc_tkeep (one per Dword position) indicate the valid descriptor Dwords in the packet. That is, the tkeep bits are set to 1 contiguously from the first Dword of the descriptor until its last Dword. During the transfer of a packet, the tkeep bits can be 0 only in the last beat of the packet. The m axis cq tlast signal is always asserted in the last beat of the packet.

The m axi cq tuser bus also includes an is sof 0 signal, which is asserted in the first beat of every packet. The user application can optionally use this signal to qualify the start of the descriptor on the interface. No other signals within m axi cq tuser are relevant to the transfer of Completions with no data, when the straddle option is not in use.

Transfer of Completions with Data

The timing diagrams in [Figure 3-60](#page-173-0), [Figure 3-61](#page-173-1), and [Figure 3-62](#page-174-0) illustrate the Dword-aligned transfer of a Completion TLP received from the link with an associated

payload across the RC interface, when the interface width is configured as 64, 128, and 256 bits, respectively. For illustration purposes, the size of the data block being written into user application memory is assumed to be *n* Dwords, for some *n* = *k* × 32 + 28, *k* > 0. The timing diagrams in this section assume that the Completions are not straddled on the 256-bit interface. The straddle feature is described in [Straddle Option for 256-Bit Interface,](#page-177-0) [page 178.](#page-177-0)

In the Dword-aligned mode, the transfer starts with the three descriptor Dwords, followed immediately by the payload Dwords. The entire TLP, consisting of the descriptor and payload, is transferred as a single AXI4-Stream packet. Data within the payload is always a contiguous stream of bytes when the length of the payload exceeds two Dwords. The positions of the first valid byte within the first Dword of the payload and the last valid byte in the last Dword can then be determined from the Lower Address and Byte Count fields of the Request Completion Descriptor. When the payload size is two Dwords or less, the valid bytes in the payload cannot be contiguous. In these cases, the user application must store the First Byte Enable and the Last Byte Enable fields associated with each request sent out on the RQ interface and use them to determine the valid bytes in the completion payload. The user application can optionally use the byte enable outputs byte $en[31:0]$ within the m_axi_cq_tuser bus to determine the valid bytes in the payload, in the cases of contiguous as well as non-contiguous payloads.

The integrated block keeps the m axis rc tvalid signal asserted over the entire duration of the packet. The user application can prolong a beat at any time by deasserting m_axis_rc_tready. The AXI4-Stream interface signals m_axis_rc_tkeep (one per Dword position) indicate the valid Dwords in the packet including the descriptor and any null bytes inserted between the descriptor and the payload. That is, the tkeep bits are set to 1 contiguously from the first Dword of the descriptor until the last Dword of the payload. During the transfer of a packet, the tkeep bits can be 0 only in the last beat of the packet, when the packet does not fill the entire width of the interface. The m_axis_rc_tlast signal is always asserted in the last beat of the packet.

The m_axi_rc_tuser bus provides several informational signals that can be used to simplify the logic associated with the user application side of the interface, or to support additional features. The is s \circ f \circ signal is asserted in the first beat of every packet, when its descriptor is on the bus. The byte enable outputs $byte_en[31:0]$ (one per byte lane) indicate the valid bytes in the payload. These signals are asserted only when a valid payload byte is in the corresponding lane (it is not asserted for descriptor or null bytes). The asserted byte enable bits are always contiguous from the start of the payload, except when payload size is 2 Dwords or less. For Completion payloads of two Dwords or less, the 1s on byte en might not be contiguous. Another special case is that of a zero-length memory read, when the integrated block transfers a one-Dword payload with the byte_en bits all set to 0. Thus, the user logic can, in all cases, use the byte_en signals directly to enable the writing of the associated bytes into memory.

The is_soft_1 , $is_soft_0[3:0]$, and $is_soft_1[3:0]$ signals within the m axis rc tuser bus are not to be used for 64-bit and 128-bit interfaces, and for 256-bit interfaces when the straddle option is not enabled.

Figure 3-60: **Transfer of a Completion with Data on the Requester Completion Interface (Dword-Aligned Mode, Interface Width = 64 Bits)**

Figure 3-62: **Transfer of a Completion with Data on the Requester Completion Interface (Dword-Aligned Mode, Interface Width = 256 Bits)**

The timing diagrams in [Figure 3-63](#page-175-0), [Figure 3-64](#page-176-0), and [Figure 3-65](#page-177-1) illustrate the address-aligned transfer of a Completion TLP received from the link with an associated payload across the RC interface, when the interface width is configured as 64, 128, and 256 bits, respectively. In the example timing diagrams, the starting Dword address of the data block being transferred (as conveyed in bits [6:2] of the Lower Address field of the descriptor) is assumed to be $(m \times 8 + 1)$, for an integer m. The size of the data block is assumed to be *n* Dwords, for some $n = k \times 32 + 28$, $k > 0$. The straddle option is not valid for address-aligned transfers, so the timing diagrams assume that the Completions are not straddled on the 256-bit interface.

In the address-aligned mode, the delivery of the payload always starts in the beat following the last byte of the descriptor. The first byte of the payload can appear on any byte lane, based on the address of the first valid byte of the payload. The tkeep bits are set to 1 contiguously from the first Dword of the descriptor until the last Dword of the payload. The alignment of the first Dword on the data bus is determined by the setting of the addr_offset[2:0] input of the requester request interface when the user application sent the request to the integrated block. The user application can optionally use the byte enable outputs byte_en[31:0] to determine the valid bytes in the payload.

Figure 3-63: **Transfer of a Completion with Data on the Requester Completion Interface (Address-Aligned Mode, Interface Width = 64 Bits)**

Figure 3-64: **Transfer of a Completion with Data on the Requester Completion Interface (Address-Aligned Mode, Interface Width = 128 Bits)**

Straddle Option for 256-Bit Interface

When the interface width is configured as 256 bits, the integrated block can start a new Completion transfer on the RC interface in the same beat when the previous Completion has ended on or before Dword position 3 on the data bus. The straddle option can be used only with the Dword-aligned mode.

When the straddle option is enabled, Completion TLPs are transferred on the RC interface as a continuous stream, with no packet boundaries (from an AXI4-Stream perspective). Thus, the m_axis_rc_tkeep and m_axis_rc_tlast signals are not useful in determining the boundaries of Completion TLPs delivered on the interface (the integrated

block sets m axis rc tkeep to all 1s and m axis rc tlast to 0 permanently when the straddle option is in use). Instead, delineation of TLPs is performed using the following signals provided within the m_axis_rc_tuser bus:

- is sof 0: The integrated block drives this output High in a beat when there is at least one Completion TLP starting in the beat. The position of the first byte of this Completion TLP is determined as follows:
	- ° If the previous Completion TLP ended before this beat, the first byte of this Completion TLP is in byte lane 0.
	- ° If a previous TLP is continuing in this beat, the first byte of this Completion TLP is in byte lane 16. This is possible only when the previous TLP ends in the current beat, that is when is e of $0[0]$ is also set.
- is sof 1: The integrated block asserts this output in a beat when there are two Completion TLPs starting in the beat. The first TLP always starts at byte position 0 and the second TLP at byte position 16. The integrated block starts a second TLP at byte position 16 only if the previous TLP ended before byte position 16 in the same beat, that is only if is_eof_0[0] is also set in the same beat.
- is $_e$ eof $_0$ [3:0]: These outputs are used to indicate the end of a Completion TLP and the position of its last Dword on the data bus. The assertion of the bit is e of $0[0]$ indicates that there is at least one Completion TLP ending in this beat. When bit 0 of is eof 0 is set, bits [3:1] provide the offset of the last Dword of the TLP ending in this beat. The offset for the last byte can be determined from the starting address and length of the TLP, or from the byte enable signals $byte$ en [31:0]. When there are two Completion TLPs ending in a beat, the setting of $is_eof_0[3:1]$ is the offset of the last Dword of the first Completion TLP (in that case, its range is 0 through 3).
- is eof $1[3:0]$: The assertion of is eof $1[0]$ indicates a second TLP ending in the same beat. When bit 0 of is $\cot 1$ is set, bits [3:1] provide the offset of the last Dword of the second TLP ending in this beat. Because the second TLP can start only on byte lane 16, it can only end at a byte lane in the range 27–31. Thus the offset is eof $1[3:1]$ can only take one of two values: 6 or 7. If is sof $1[0]$ is High, the signals is_eof_0[0] and is_sof_0 are also High in the same beat. If is_sof_1 is High, is_sof_0 is High. If is_eof_1 is High, is_eof_0 is High.

[Figure 3-66](#page-179-0) illustrates the transfer of four Completion TLPs on the 256-bit RC interface when the straddle option is enabled. The first Completion TLP (COMPL 1) starts at Dword position 0 of Beat 1 and ends in Dword position 0 of Beat 3. The second TLP (COMPL 2) starts in Dword position 4 of the same beat. This second TLP has only a one-Dword payload, so it also ends in the same beat. The third and fourth Completion TLPs are transferred completely in Beat 4, because Completion 3 has only a one-Dword payload and Completion 4 has no payload.

Figure 3-66: **Transfer of Completion TLPs on the Requester Completion Interface with the Straddle Option Enabled**

Aborting a Completion Transfer

For any Completion that includes an associated payload, the integrated block can signal an error in the transferred payload by asserting the discontinue signal in the m_axis_rc_tuser bus in the last beat of the packet. This occurs when the integrated block has detected an uncorrectable error while reading data from its internal memories. The user application must discard the entire packet when it has detected the discontinue

signal asserted in the last beat of a packet. This is also considered a fatal error in the integrated block.

When the straddle option is in use, the integrated block does not start a second Completion TLP in the same beat when it has asserted discontinue, aborting the Completion TLP ending in the beat.

Handling of Completion Errors

When a Completion TLP is received from the link, the integrated block matches it against the outstanding requests in the Split Completion Table to determine the corresponding request, and compares the fields in its header against the expected values to detect any error conditions. The integrated block then signals the error conditions in a 4-bit error code sent to the user application as part of the completion descriptor. The integrated block also indicates the last completion for a request by setting the Request Completed bit (bit 30) in the descriptor. [Table 3-16](#page-180-0) defines the error conditions signaled by the various error codes.

When the tags are managed internally by the integrated block, logic within the integrated block ensures that a tag allocated to a pending request is not re-used until either all the Completions for the request were received or the request was timed out.

When tags are managed by the user application, however, the user application must ensure that a tag assigned to a request is not re-used until the integrated block has signaled the termination of the request by setting the Request Completed bit in the completion descriptor. The user application can close out a pending request on receiving a completion with a non-zero error code, but should not free the associated tag if the Request Completed bit in the completion descriptor is not set. Such a situation might occur when a request receives multiple split completions, one of which has an error. In this case, the integrated block can continue to receive Completion TLPs for the pending request even after the error was detected, and these Completions are incorrectly matched to a different request if its tag is re-assigned too soon. In some cases, the integrated block might have to wait for the

request to time out even when a split completion is received with an error, before it can allow the tag to be re-used.

Power Management

The core supports these power management modes:

- Active State Power Management (ASPM)
- Programmed Power Management (PPM)

Implementing these power management functions as part of the PCI Express design enables the PCI Express hierarchy to seamlessly exchange power-management messages to save system power. All power management message identification functions are implemented. The subsections in this section describe the user logic definition to support the above modes of power management.

For additional information on ASPM and PPM implementation, see the *PCI Express Base Specification* [\[Ref 2\].](#page-321-0)

Active State Power Management

The core advertises an N_FTS value of 255 to ensure proper alignment when exiting L0s. If the N_FTS value is modified, you must ensure enough FTS sequences are received to properly align and avoid transition into the Recovery state.

The Active State Power Management (ASPM) functionality is autonomous and transparent from a user-logic function perspective. The core supports the conditions required for ASPM. The integrated block supports ASPM L0s and ASPM L1. L0 and L1 should not be enabled in parallel.

Note: ASPM is not supported in non-synchronous clocking mode.

Note: L0s is not supported for Gen3 targeted designs. It is supported only on designs generated for Gen1 and Gen2.

Programmed Power Management

To achieve considerable power savings on the PCI Express hierarchy tree, the core supports these link states of Programmed Power Management (PPM):

- L0: Active State (data exchange state)
- L1: Higher Latency, lower power standby state
- L3: Link Off State

The Programmed Power Management Protocol is initiated by the Downstream Component/ Upstream Port.

PPM L0 State

The L0 state represents *normal* operation and is transparent to the user logic. The core reaches the L0 (active state) after a successful initialization and training of the PCI Express Link(s) as per the protocol.

PPM L1 State

These steps outline the transition of the core to the PPM L1 state:

- 1. The transition to a lower power PPM L1 state is always initiated by an upstream device, by programming the PCI Express device power state to D3-hot (or to D1 or D2, if they are supported).
- 2. The device power state is communicated to the user logic through the cfg_function_power_state output.
- 3. The core then throttles/stalls the user logic from initiating any new transactions on the user interface by deasserting s_axis_rq_tready. Any pending transactions on the user interface are, however, accepted fully and can be completed later.

There are two exceptions to this rule:

- The core is configured as an Endpoint and the User Configuration Space is enabled. In this situation, the user application must refrain from sending new Request TLPs if cfg_function_power_state indicates non-D0, but the user application can return Completions to Configuration transactions targeting User Configuration space.
- The core is configured as a Root Port. To be compliant in this situation, the user application should refrain from sending new Requests if cfg_function_power_state indicates non-D0.
- 4. The core exchanges appropriate power management DLLPs with its link partner to successfully transition the link to a lower power PPM L1 state. This action is transparent to the user logic.
- 5. All user transactions are stalled for the duration of time when the device power state is non-D0, with the exceptions indicated in step 3.

PPM L3 State

These steps outline the transition of the Endpoint for PCI Express to the PPM L3 state:

1. The core negotiates a transition to the L23 Ready Link State upon receiving a PME_Turn_Off message from the upstream link partner.

- 2. Upon receiving a PME Turn Off message, the core initiates a handshake with the user logic through cfg_power_state_change_interrupt (see [Table 3-17](#page-184-0)) and expects a cfg_power_state_change_ack back from the user logic.
- 3. A successful handshake results in a transmission of the Power Management Turn-off Acknowledge (PME-turnoff ack) Message by the core to its upstream link partner.
- 4. The core closes all its interfaces, disables the Physical/Data-Link/Transaction layers and is ready for *removal* of power to the core.

There are two exceptions to this rule:

- The core is configured as an Endpoint and the User Configuration Space is enabled. In this situation, the user application must refrain from sending new Request TLPs if cfg_function_power_state indicates non-D0, but the user application can return Completions to Configuration transactions targeting User Configuration space.
- The core is configured as a Root Port. To be compliant in this situation, the user application should refrain from sending new Requests if cfg_function_power_state indicates non-D0.

Table 3-17: **Power Management Handshaking Signals**

Power-down negotiation follows these steps:

- 1. Before power and clock are turned off, the Root Complex or the Hot-Plug controller in a downstream switch issues a PME_Turn_Off broadcast message.
- 2. When the core receives this TLP, it asserts cfg_power_state_change_interrupt to the user application and starts polling the cfg_power_state_change_ack input.
- 3. When the user application detects the assertion of cfg_to_t urnoff, it must complete any packet in progress and stop generating any new packets. After the user application is ready to be turned off, it asserts cfg_power_state_change_ack to the core. After assertion of cfg_power_state_change_ack, the user application is committed to being turned off.
- 4. The core sends a PME_TO_Ack message when it detects assertion of cfg_power_state_change_ack.

Figure 3-67: **Power Management Handshaking: 64-Bit**

Generating Interrupt Requests

See the cfg_interrupt_msi* and cfg_interrupt_msix_* descriptions in Table 2-21, [page 53](#page-52-0).

Note: This section only applies to the Endpoint Configuration of the Gen3 Integrated Block for PCIe core.

The integrated block core supports sending interrupt requests as either legacy, Message MSI, or MSI-X interrupts. The mode is programmed using the MSI Enable bit in the Message Control register of the MSI Capability Structure and the MSI-X Enable bit in the MSI-X Message Control register of the MSI-X Capability Structure. For more information on the MSI and MSI-X capability structures, see section 6.8 of the *PCI Local Base Specification v3.0*.

The state of the MSI Enable and MSI-X Enabled bits is reflected by the cfg_interrupt_msi_enable and cfg_interrupt_msix_enable outputs, respectively. [Table 3-18](#page-185-0) describes the Interrupt Mode to which the device has been programmed, based on the cfg_interrupt_msi_enable and cfg_interrupt_msix_enable outputs of the core.

Table 3-18: **Interrupt Modes**

| | cfg_interrupt_msixenable=0 | cfg_interrupt_msixenable=1 |
|--------------------------------|---|---|
| cfg_interrupt_ msi_enable=0 | Legacy Interrupt (INTx) mode. The cfq_interrupt interface only sends INTx messages. | MSI-X mode. MSI-X interrupts can be generated using the cfg_interrupt interface. |
| cfg_interrupt_ msi_enable=1 | MSI mode. The cfg_interrupt interface only sends MSI interrupts (MWr TLPs). | Undefined. System software is not supposed to permit this. However, the cfg_interrupt interface is active and sends MSI interrupts (MWr TLPs) if you choose to do so. |

The MSI Enable bit in the MSI control register, the MSI-X Enable bit in the MSI-X Control register, and the Interrupt Disable bit in the PCI Command register are programmed by the Root Complex. The user application has no direct control over these bits.

The Internal Interrupt Controller in the core only generates Legacy Interrupts and MSI Interrupts. MSI-X Interrupts need to be generated by the user application and presented on the transmit AXI4-Stream interface. The status of cfq interrupt msi_enable determines the type of interrupt generated by the internal Interrupt Controller:

If the MSI Enable bit is set to a 1, then the core generates MSI requests by sending Memory Write TLPs. If the MSI Enable bit is set to 0, the core generates legacy interrupt messages as long as the Interrupt Disable bit in the PCI Command register is set to 0.

- cfq interrupt msi enable = 0: Legacy interrupt
- cfg_interrupt_msi_enable = 1: MSI
- Command register bit $10 = 0$: INTx interrupts enabled
- Command register bit $10 = 1$: INTx interrupts disabled (requests are blocked by the core)

The user application can monitor $cfg_function_s$ status to check whether INTx interrupts are enabled or disabled. For more information, see [Table 2-14.](#page-28-0)

The user application requests interrupt service in one of two ways, each of which are described in the following section.

Legacy Interrupt Mode

- The user application first asserts cfg_interrupt_int and cfg_interrupt_pending to assert the interrupt.
- The core then asserts $cfg_$ interrupt sent to indicate the interrupt is accepted. If the Interrupt Disable bit in the PCI Command register is set to 0, the core sends an assert interrupt message (Assert_INTA). On the following clock cycle, the user application deasserts cfg_interrupt_int.
- After the user application deasserts $cfg_{\text{interrupt_int}}$, the core sends a deassert interrupt message (Deassert INTA). This is indicated by the assertion of cfg_interrupt_sent a second time.

cfg_interrupt_int must be asserted until the user application receives confirmation of ASSERT_INTA, which is indicated by the assertion of cfg_interrupt_sent. Deasserting cfg_interrupt_int causes the core to send DEASSERT_INTA. cfg_interrupt_pending must be asserted until the interrupt has been serviced, otherwise the interrupt status bit in the status register will not be updated correctly. If the software reads this bit, it detects no interrupt pending.

Figure 3-68: **Legacy Interrupt Signaling**

MSI Mode

- As shown in [Figure 3-68](#page-187-0), the user application first asserts a value on cfg_interrupt_msi_int.
- The core asserts cfg_interrupt_msi_sent to signal that the interrupt is accepted and the core sends a MSI Memory Write TLP.

The MSI request is either a 32-bit addressable Memory Write TLP or a 64-bit addressable Memory Write TLP. The address is taken from the Message Address and Message Upper Address fields of the MSI Capability Structure, while the payload is taken from the Message Data field. These values are programmed by system software through configuration writes to the MSI Capability structure. When the core is configured for Multi-Vector MSI, system software can permit Multi-Vector MSI messages by programming a non-zero value to the Multiple Message Enable field.

The type of MSI TLP sent (32-bit addressable or 64-bit addressable) depends on the value of the Upper Address field in the MSI capability structure. By default, MSI messages are sent as 32-bit addressable Memory Write TLPs. MSI messages use 64-bit addressable Memory Write TLPs only if the system software programs a non-zero value into the Upper Address register.

When Multi-Vector MSI messages are enabled, the user application can override one or more of the lower-order bits in the Message Data field of each transmitted MSI TLP to differentiate between the various MSI messages sent upstream. The number of lower-order bits in the Message Data field available to the user application is determined by the lesser

of the value of the Multiple Message Capable field, as set in the IP catalog, and the Multiple Message Enable field, as set by system software and available as the cfg_interrupt_msi_mmenable[2:0] core output. The core masks any bits in cfg_interrupt_msi_select which are not configured by system software through Multiple Message Enable.

This pseudo code shows the processing required:

```
// Value MSI_Vector_Num must be in range: 0 ≤ MSI_Vector_Num ≤
(2^cfg_interrupt_mmenable)-1
if (cfg interrupt msienable) { // MSI Enabled
 if (cfg_interrupt_mmenable > 0) { // Multi-Vector MSI Enabled
   cfg_interrupt_msi_int[MSI_Vector_Num] = 1;
 } else { // Single-Vector MSI Enabled
   cfg_interrupt_msi_int[MSI_Vector_Num] = 0;
 }
} else {
 // Legacy Interrupts Enabled
}
```
For example:

- 1. If $cfg_interrupt_mmenable[2:0] == 000b$, that is, 1 MSI Vector Enabled, then cfg interrupt msi int = 01h;
- 2. if $cfg_interrupt_mmenable[2:0] == 101b$, that is, 32 MSI Vectors Enabled, then $cfg_interrupt_msi_int = {32'bl} << {MSI_Vector#}};$

where MSI_Vector# is a 5-bit value and is allowed to be 00000b \leq MSI_Vector# \leq 11111b.

If Per-Vector Masking is enabled, first verify that the vector being signaled is not masked in the Mask register. This is done by reading this register on the Configuration interface (the core does not look at the Mask register).

MSI-X Mode

The Gen3 Integrated Block for PCIe core optionally supports the MSI-X Capability Structure, as shown in [Figure 3-70](#page-189-0). The MSI-X vector table and the MSI-X Pending Bit Array need to be implemented as part of the user logic, by claiming a BAR aperture.

Note: Applications that need to generate MSI/MSIX interrupts with traffic class bits not equal to 0 or address translation bits not equal to 0 must use the RQ interface to generate the interrupt (memory write descriptor).

Designing with Configuration Space Registers and Configuration Interface

The ports used by configuration registers are described in [Table 2-14, page 29.](#page-28-0) Root Ports must use the Configuration Port to set up the Configuration Space. Endpoints can also use the Configuration Port to read and write; however, care must be taken to avoid adverse system side effects.

The user application must supply the address as a Dword address, not a byte address.

TIP: *To calculate the Dword address for a register, divide the byte address by four.*

For example:

For the Command/Status register in the PCI Configuration Space Header:

The Dword address of is 01h.

Note: The byte address is 04h.

For BAR0:

The Dword address is 04h.

Note: The byte address is 10h.

To read any register in configuration space, the user application drives the register Dword address onto cfg_mgmt_addr[9:0]. cfg_mgmt_addr[17:10] selects the PCI Function associated with the configuration register. The core drives the content of the addressed register onto cfg_mgmt_read_data[31:0]. The value on cfg_mgmt_read_data

[31:0] is qualified by signal assertion on cfg_mgmt_read_write_done. [Figure 3-71](#page-190-0) illustrates an example with read from the Configuration Space.

Figure 3-71: **cfg_mgmt_read_type0_type1** I WW I

To perform any register in configuration space, the user logic places the address on the cfg_mgmt_addr bus, write data on cfg_mgmt_write_data, byte-valid on cfg_mgmt_byte_enable [3:0], and asserts the cfg_mgmt_write signal. In response, the core asserts the cfg_mgmt_read_write_done signal when the write is complete (which can take several cycles). The user logic must keep cfg mgmt $addr$, cfg_mgmt_write_data, cfg_mgmt_byte_enable and cfg_mgmt_write stable until cfg_mgmt_read_write_done is asserted. The user logic must also deassert cfg_mgmt_write in the cycle following the cfg_mgmt_read_write_done from the core.

Figure 3-72: cfg_mgmt_write_type0

When the core is configured in the Root Port mode, when you assert cfg_mgmt_type1_cfg_reg_access input during a write to a Type-1 PCI™ Config register forces a write into certain read-only fields of the register. This input has no effect when the core is in the Endpoint mode, or when writing to any register other than a Type-1 Config register.

Figure 3-73: **cfg_mgmt_write_type1_override**

Link Training: 2-Lane, 4-Lane, and 8-Lane Components

The 2-lane, 4-lane, and 8-lane core can operate at less than the maximum lane width as required by the *PCI Express Base Specification* [\[Ref 2\].](#page-321-0) Two cases cause core to operate at less than its specified maximum lane width, as defined in these subsections.

Link Partner Supports Fewer Lanes

When the 2-lane core is connected to a device that implements only 1 lane, the 2-lane core trains and operates as a 1-lane device using lane 0.

When the 4-lane core is connected to a device that implements 1 lane, the 4-lane core trains and operates as a 1-lane device using lane 0, as shown in [Figure 3-74](#page-192-0). Similarly, if the 4-lane core is connected to a 2-lane device, the core trains and operates as a 2-lane device using lanes 0 and 1.

When the 8-lane core is connected to a device that only implements 4 lanes, it trains and operates as a 4-lane device using lanes 0-3. Additionally, if the connected device only implements 1 or 2 lanes, the 8-lane core trains and operates as a 1- or 2-lane device.

Figure 3-74: **Scaling of 4-Lane Endpoint Block from 4-Lane to 1-Lane Operation**

Lane Becomes Faulty

If a link becomes faulty after training to the maximum lane width supported by the core and the link partner device, the core attempts to recover and train to a lower lane width, if available. If lane 0 becomes faulty, the link is irrecoverably lost. If any or all of lanes 1–7 become faulty, the link goes into *recovery* and attempts to recover the largest viable link with whichever lanes are still operational.

For example, when using the 8-lane core, loss of lane 1 yields a recovery to 1-lane operation on lane 0, whereas the loss of lane 6 yields a recovery to 4-lane operation on lanes 0-3. After recovery occurs, if the failed lane(s) becomes *alive* again, the core does not attempt to recover to a wider link width. The only way a wider link width can occur is if the link actually goes down and it attempts to retrain from scratch.

The user_clk clock output is a fixed frequency configured in IP catalog. user_clk does not shift frequencies in case of link recovery or training down.

Lane Reversal

The integrated block supports limited lane reversal capabilities and therefore provides flexibility in the design of the board for the link partner. The link partner can choose to lay out the board with reversed lane numbers and the integrated block continues to link train successfully and operate normally. The configurations that have lane reversal support are x8 and x4 (excluding downshift modes). Downshift refers to the link width negotiation process that occurs when link partners have different lane width capabilities advertised. As a result of lane width negotiation, the link partners negotiate down to the smaller of the two advertised lane widths. [Table 3-19](#page-193-0) describes the several possible combinations including downshift modes and availability of lane reversal support.

Notes:

1. When the lanes are reversed in the board layout and a downshift adapter card is inserted between the Endpoint and link partner, Lane 0 of the link partner remains unconnected (as shown by the lane mapping in this table) and therefore does not link train.

Design Flow Steps

This chapter describes customizing and generating the core, constraining the core, and the simulation, synthesis and implementation steps that are specific to this IP core. More detailed information about the standard Vivado® design flows and the IP integrator can be found in the following Vivado Design Suite user guides:

- *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* (UG994) [\[Ref 10\]](#page-321-1)
- *Vivado Design Suite User Guide: Designing with IP* (UG896) [\[Ref 9\]](#page-321-2)
- *Vivado Design Suite User Guide: Getting Started* (UG910) [\[Ref 11\]](#page-321-3)
- *Vivado Design Suite User Guide: Logic Simulation* (UG900) [\[Ref 13\]](#page-321-4)

Customizing and Generating the Core

This section includes information about using Xilinx tools to customize and generate the core in the Vivado Design Suite.

IMPORTANT: *If you are customizing and generating the core in the Vivado IP Integrator, see the Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994) [\[Ref 10\]](#page-321-1) for detailed information. IP Integrator might auto-compute certain configuration values when validating or generating the design. To check whether the values do change, see the description of the parameter in this chapter. To view the parameter value you can run the validate_bd_design command in the Tcl console.*

You can customize the Gen3 Integrated Block for PCIe core for use in your design by specifying values for the various parameters associated with the IP core using the following steps:

- 1. Select the IP from the Vivado IP catalog.
- 2. Double-click the selected IP, or select the **Customize IP** command from the toolbar or right-click menu.

For details, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [\[Ref 9\],](#page-321-2) and the *Vivado Design Suite User Guide: Getting Started* (UG910) [\[Ref 11\]](#page-321-3)

Note: Figures in this chapter are illustrations of the Vivado Integrated Design Environment (IDE). This layout might vary from the current version.

The Customize IP dialog box for the UltraScale Architecture Gen3 Integrated Block for PCIe FPGAs consists of two modes: [Basic Mode](#page-195-0) and [Advanced Mode](#page-201-0). To select a mode, use the **Mode** drop-down list on the first page of the Customize IP dialog box.

Basic Mode

The Basic mode parameters are explained in this section.

Basic Parameter Settings

The initial customization screen is used to define the basic parameters for the core, including the component name, reference clock frequency, and silicon type.

Component Name

Base name of the output files generated for the core. The name must begin with a letter and can be composed of these characters: a to z , 0 to 9, and " z ."

Mode

Allows you to select the Basic or Advanced mode of the configuration of core.

PCIe Device / Port Type

Indicates the PCI Express logical device type.

PCIe Block Location

Selects from the available integrated blocks to enable generation of location-specific constraint files and pinouts. This selection is used in the default example design scripts.

This option is not available if a Xilinx Development Board is selected.

Number of Lanes

The core requires the selection of the initial lane width. [Table 4-1](#page-196-0) defines the available widths and associated generated core. Wider lane width cores can train down to smaller lane widths if attached to a smaller lane-width device. See [Link Training: 2-Lane, 4-Lane, and](#page-191-0) [8-Lane Components](#page-191-0) for more information.

Table 4-1: **Lane Width and Product Generated**

Maximum Link Speed

The core allows you to select the Maximum Link Speed supported by the device. [Table 4-2](#page-196-1) defines the lane widths and link speeds supported by the device. Higher link speed cores are capable of training to a lower link speed if connected to a lower link speed capable device.

Table 4-2: **Lane Width and Link Speed**

AXI-ST Interface Width

The core allows you to select the Interface Width, as defined in [Table 4-3](#page-196-2). The default interface width set in the Customize IP dialog box is the lowest possible interface width.

Table 4-3: **Lane Width, Link Speed, and Interface Width**

AXI-ST Interface Frequency

The frequency is set to 250 Mhz.

AXI-ST Alignment Mode

When a payload is present, there are two options for aligning the first byte of the payload with respect to the datapath. See [Data Alignment Options, page 109](#page-108-0).

Enable AXI-ST Frame Straddle

The core provides an option to straddle packets on the Requestor Completion interface when the interface width is 256 bits. See [Straddle Option for 256-Bit Interface, page 178.](#page-177-0)

Enable Client Tag

Enables you to use the client tag.

Reference Clock Frequency

Selects the frequency of the reference clock provided on sys _{clk.} For important information about clocking the core, see [Clocking](#page-103-0).

Xilinx Development Board

Selects the Xilinx Development Board to enable the generation of Xilinx Development Board-specific constraints files.

Enable External PIPE Interface

When selected, this option enables an external third-party bus functional model (BFM) to connect to the PIPE interface of integrated block for PCIe. For details, see XAPP1184 [\[Ref 17\],](#page-322-0) which provides examples of using Gen2 and Gen3 cores in Endpoint configurations. Refer to these designs to connect the External PIPE Interface ports of the UltraScale device core to third-party BFMs.

Additional Transceiver Control and status Ports

When this option is selected, transceiver debug and status ports are brought to the core boundary level.

Capabilities

The Capabilities settings are explained in this section.

Enable Physical Function 0

The core implements an additional physical function (PF).

The integrated block implements up to six virtual functions that are associated to PF0 (if enabled).

PF0 Legacy Interrupt PIN

This parameter allows you to select the Interrupt pin INTA, INTB, INTC and INTD. The default value is INTA.

MPS

This field indicates the maximum payload size that the device or function can support for TLPs. This is the value advertised to the system in the Device Capabilities Register.

Extended Tag

This field indicates the maximum supported size of the Tag field as a Requester. The options are:

- When selected, 6-bit Tag field support (64 tags)
- When deselected, 5-bit Tag field support (32 tags)

Slot Clock Configuration

Enables the Slot Clock Configuration bit in the Link Status register. When you select this option, the link is synchronously clocked. For more information on clocking options, see [Clocking](#page-103-0).

Identity Settings (PF0 IDs and PF1 IDs)

The Identity Settings customize the IP initial values, class code, and Cardbus CIS pointer information. The page for physical function 1 (PF1) is only displayed when PF1 is enabled.

PF0 ID Initial Values

- **Vendor ID:** Identifies the manufacturer of the device or application. Valid identifiers are assigned by the PCI Special Interest Group to guarantee that each identifier is unique. The default value, 10EEh, is the Vendor ID for Xilinx. Enter a vendor identification number here. FFFFh is reserved.
- **Device ID:** A unique identifier for the application; the default value, which depends on the configuration selected, is 70<*link speed*><*link width*>h. This field can be any value; change this value for the application.
- **Revision ID:** Indicates the revision of the device or application; an extension of the Device ID. The default value is 00h; enter values appropriate for the application.
- **Subsystem Vendor ID:** Further qualifies the manufacturer of the device or application. Enter a Subsystem Vendor ID here; the default value is 10EEh. Typically, this value is the same as Vendor ID. Setting the value to 0000h can cause compliance testing issues.
- **Subsystem ID:** Further qualifies the manufacturer of the device or application. This value is typically the same as the Device ID; the default value depends on the lane width and link speed selected. Setting the value to 0000h can cause compliance testing issues.

Class Code

The Class Code identifies the general function of a device, and is divided into three byte-size fields:

• **Base Class:** Broadly identifies the type of function performed by the device.

- **Sub-Class:** More specifically identifies the device function.
- **Interface:** Defines a specific register-level programming interface, if any, allowing device-independent software to interface with the device.

Class code encoding can be found at the [PCI SIG website.](http://www.pcisig.com/)

Class Code Look-up Assistant

The Class Code Look-up Assistant provides the Base Class, Sub-Class and Interface values for a selected general function of a device. This Look-up Assistant tool only displays the three values for a selected function. You must enter the values in [Class Code](#page-198-0) for these values to be translated into device settings.

Base Address Registers (PF0 and PF1)

The Base Address Registers (BARs) screens set the base address register space for the Endpoint configuration. Each BAR (0 through 5) configures the BAR Aperture Size and Control attributes of the physical function.

Base Address Register Overview

In Endpoint configuration, the core supports up to six 32-bit BARs or three 64-bit BARs, and the Expansion read-only memory (ROM) BAR. In Root Port configuration, the core supports up to two 32-bit BARs or one 64-bit BAR, and the Expansion ROM BAR.

BARs can be one of two sizes:

- **32-bit BARs:** The address space can be as small as 128 bytes or as large as 2 gigabytes. Used for Memory to I/O.
- **64-bit BARs:** The address space can be as small as 128 bytes or as large as 256 gigabytes. Used for Memory only.

All BAR registers share these options:

- **Checkbox:** Click the checkbox to enable the BAR; deselect the checkbox to disable the BAR.
- **Type:** BARs can either be I/O or Memory.
	- ° *I/O*: I/O BARs can only be 32-bit; the Prefetchable option does not apply to I/O BARs. I/O BARs are only enabled for the Legacy PCI Express Endpoint core.
	- ° *Memory*: Memory BARs can be either 64-bit or 32-bit and can be prefetchable. When a BAR is set as 64 bits, it uses the next BAR for the extended address space and makes the next BAR inaccessible.
- **Size:** The available Size range depends on the PCIe Device/Port Type and the Type of BAR selected. [Table 4-4](#page-200-0) lists the available BAR size ranges.

• **Prefetchable:** Identifies the ability of the memory space to be prefetched.

• **Value:** The value assigned to the BAR based on the current selections.

For more information about managing the Base Address Register settings, see [Managing](#page-200-1) [Base Address Register Settings.](#page-200-1)

Expansion ROM Base Address Register

If selected, the Expansion ROM is activated and can be a value from 2 KB to 4 GB. According to the *PCI 3.0 Local Bus Specification* [\[Ref 2\],](#page-321-0) the maximum size for the Expansion ROM BAR should be no larger than 16 MB. Selecting an address space larger than 16 MB can result in a non-compliant core.

Managing Base Address Register Settings

Memory, I/O, Type, and Prefetchable settings are handled by setting the appropriate settings for the desired base address register.

Memory or I/O settings indicate whether the address space is defined as memory or I/O. The base address register only responds to commands that access the specified address space. Generally, memory spaces less than 4 KB in size should be avoided. The minimum I/O space allowed is 16 bytes; use of I/O space should be avoided in all new designs.

Prefetchability is the ability of memory space to be prefetched. A memory space is prefetchable if there are no side effects on reads (that is, data is not destroyed by reading, as from a RAM). Byte-write operations can be merged into a single double word write, when applicable.

When configuring the core as an Endpoint for PCIe (non-Legacy), 64-bit addressing must be supported for all BARs (except BAR5) that have the prefetchable bit set. 32-bit addressing is permitted for all BARs that do not have the prefetchable bit set. The prefetchable bit-related requirement does not apply to a Legacy Endpoint. The minimum memory address range supported by a BAR is 128 bytes for a PCI Express Endpoint and 16 bytes for a Legacy PCI Express Endpoint.

Disabling Unused Resources

For best results, disable unused base address registers to conserve system resources. A base address register is disabled by deselecting unused BARs in the Customize IP dialog box.

Legacy/MSI Capabilities

On this page, you set the Legacy Interrupt Settings and MSI Capabilities for all applicable physical and virtual functions.

Legacy Interrupt Settings

• **Enable MSI Per Vector Masking**: Enables MSI Per Vector Masking Capability of all the Physical functions enabled.

Note: Enabling this option for individual physical functions is not supported.

• **PF0/PF1 Interrupt PIN**: Indicates the mapping for Legacy Interrupt messages. A setting of **None** indicates no Legacy Interrupts are used.

MSI Capabilities

• **PF0/PF1 Enable MSI Capability Structure**: Indicates that the MSI Capability structure exists.

Note: Although it is possible not to enable MSI or MSI-X, the result would be a non-compliant core. The *PCI Express Base Specification* [\[Ref 2\]](#page-321-0) requires that MSI, MSI-X, or both be enabled.

• **Multiple Message Capable**: Selects the number of MSI vectors to request from the Root Complex.

Advanced Mode

The Customize IP dialog box provides configuration options described in this section.

Basic

The Basic page for Advanced mode includes some additional settings. The following parameters are on the Basic page when the Advanced mode is selected.

Use the dedicated PERST routing resources

Enables sys_rst dedicated routing for the PCIE_X0Y0 block.

System reset polarity

This parameter is used to set the polarity of the sys rst ACTIVE HIGH or ACTIVE LOW.

PCIe DRP Ports

When checked, enables the PCIe DRP interface.

GT Channel DRP

When checked, enables the GT channel DRP interface.

Enable RX Message INTFC

When checked, messages are routed to the $cfg_m s_g$ received signal at the Receive Message Interface. Otherwise, they are routed to the CQ Interface

Enable GT Quad Selection

This parameter is used to enable the device/package migration. See [Package Migration of](#page-270-0) [UltraScale Architecture PCI Express Designs.](#page-270-0)

GT Quad

This parameter has drop-down menu to select the desired GTH quad. This is available only when **Enable GT Quad Selection** is checked.

CORE CLOCK Frequency

This parameter allows you to select the core clock frequencies.

For Gen3 link speed:

- The values of 250 MHz and 500 MHz are available for selection for speed grades -1, -2, -3, -1H and -1HV, and for a link width other than x8. For this configuration, this parameter is available when **Advanced** mode is selected.
- For speed grades -1, -2, -3, -1H and -1HV, and for a link width of x8, this parameter defaults to 500 MHz and is not available for selection.
- For a -1L or -1LV speed grade and a link width other than x8, this parameter defaults to 250 MHz and is not available for selection.

For Gen1 and Gen2 link speeds:

• This parameter defaults to 250 MHz and is not available for selection.

Note: When a -1L or -1LV speed grade is selected, and non production parts of XCVU440 (ES2), XCKU060 (ES2) and XCKU115 (ES2) is selected, this parameter defaults to 250 MHz and is not available for selection.

PLL Selection

This parameter allows you to select the CPLL or QPLL1 for Gen2 line rates. This parameter is available in the **GT Settings** tab. [Table 4-5](#page-203-0) shows the options and default for each line speed.

Table 4-5: **PLL Type**

| Link Speed | PLL Type | Comments | |
|-------------------|--------------------|--|--|
| 2.5 GT/s | CPLL | The default is CPLL, and not available for selection. | |
| 5.0 GT/s | QPLL1, CPLL | The default is QPLL1, and available for selection. | |
| 8.0_GT/s | OPLL1 | The default is QPLL1, and not available for selection. | |

PPM Offset between receiver and transmitter

Specifies the Parts Per Million (PPM) offset between received data and transmitted data. This parameter is available in the **GT Settings** tab.

Spread spectrum clocking

Specifies the spread spectrum clocking modulation in the PPM. This parameter is available in **GT Settings** tab.

Insertion loss at Nyquist

Indicate the transmitter to receiver insertion loss at the Nyquist frequency, in dB. This parameter is available in **GT Settings** tab.

Link Partner TX Preset

It is not advisable to change the default value of 4. Preset value of 5 might work better on some systems. This parameter is available on **GT Settings** tab.

Receiver Detect

Indicates the type of Receiver Detect Default or Falling Edge. This parameter is available on the GT Settings Tab when Advanced mode is selected. This parameter is available only for Production devices. When the Falling Edge option is selected, the GT Channel DRP Parameter on the Basic tab (in Advanced mode) is disabled. For more information about this option, see the *UltraScale Architecture GTH Transceivers User Guide (UG576)* [\[Ref 8\]](#page-321-5).

Capabilities

The Capabilities settings for Advanced mode contains three additional parameters to those for Basic mode and are described below.

SRIOV Capabilities

Enables Single Root Port I/O Virtualization (SRIOV) capabilities. The integrated block implements extended Single Root Port I/O Virtualization PCIe. When this is enabled, SRIOV is implemented for both PF0 and PF1 (if selected).

Function Level Reset

Indicates that the Function Level Reset is enabled. You can reset a specific device function. This applicable only to Endpoint configurations.

Device Capabilities Registers 2

Specifies options for AtomicOps and TPH Completer support. See the Device Capability register 2 description in Chapter 7 of the *PCI Express Base Specification* [\[Ref 2\]](#page-321-0) for more information. These settings apply to both physical functions if PF1 is enabled.

PF0 ID and PF1 ID

The Identity settings (PF0 and PF1 Initial ID) are the same for both Basic and Advanced modes.

PF0 BAR and PF1 BAR

The PF0 and PF1 BAR settings are the same for both Basic and Advanced modes.

SRIOV Config (PF0 and PF1)

SRIOV Capability Version

Indicates the 4-bit SRIOV Capability version for the physical function.

SRIOV Function Select

Indicates the number of virtual functions associated to the physical function. A maximum of six virtual functions are available to PF0 and PF1.

SRIOV Functional Dependency Link

Indicates the SRIOV Functional Dependency Link for the physical function. The programming model for a device can have vendor-specific dependencies between sets of functions. The Function Dependency Link field is used to describe these dependencies.

SRIOV First VF Offset

Indicates the offset of the first virtual function (VF) for the physical function (PF). PF0 always resides at Offset 0, and PF1 always resides at Offset 1. Six virtual functions are available in the Gen3 Integrated Block for PCIe core and reside at the function number range 64–69.

virtual functions are mapped sequentially with VFs for PF0 taking precedence. For example, if PF0 has two virtual functions and PF1 has three, the following mapping occurs:

The PFx_FIRST_VF_OFFSET is calculated by taking the first offset of the virtual function and subtracting that from the offset of the physical function.

```
PFx_FIRST_VF_OFFSET = (PFx first VF offset - PFx offset)
```
In the example above, the following offsets are used:

 $PFO_FIRST_VF_OFFSET = (64 - 0) = 64$ PF1 FIRST VF OFFSET = $(66 - 1) = 65$

PF0 is always 64 assuming that PF0 has one or more virtual functions. The initial offset for PF1 is a function of how many VFs are attached to PF0 and is defined in the following pseudo code:

PF1_FIRST_VF_OFFSET = 63 + NUM_PF0_VFS

SRIOV VF Device ID

Indicates the 16-bit Device ID for all virtual functions associated with the physical function.

SRIOV Supported Page Size

Indicates the page size supported by the physical function. This physical function supports a page size of 2n+12, if bit n of the 32-bit register is set.

PF0 SRIOV BARs and PF1 SRIVO BARs

The SRIOV Base Address Registers (BARs) set the base address register space for the Endpoint configuration. Each BAR (0 through 5) configures the SRIOV BAR Aperture Size and SRIOV Control attributes.

Table 4-6: **Example Virtual Function Mappings**

| | | Physical Function Virtual Function Function Number Range |
|-----------------|-----------------|---|
| PF ₀ | VF ₀ | 64 |
| PF ₀ | VF1 | 65 |
| PF1 | VF ₀ | 66 |
| PF1 | VF1 | 67 |
| PF1 | VF1 | 68 |

SRIOV Base Address Register Overview

In Endpoint configuration, the core supports up to six 32-bit BARs or three 64-bit BARs. In Root Port configuration, the core supports up to two 32-bit BARs or one 64-bit BAR. SRIOV BARs can be one of two sizes:

- **32-bit BARs**: The address space can be as small as 16 bytes or as large as 2 gigabytes. Used for memory to I/O.
- **64-bit BARs**: The address space can be as small as 128 bytes or as large as 256 gigabytes. Used for memory only.

All SRIOV BAR registers have these options:

- **Checkbox**: Click the checkbox to enable the BAR; deselect the checkbox to disable the BAR.
- **Type**: SRIOV BARs can either be I/O or Memory.
	- ° *I/O*: I/O BARs can only be 32-bit; the Prefetchable option does not apply to I/O BARs. I/O BARs are only enabled for the Legacy PCI Express Endpoint core.
	- ° *Memory*: Memory BARs can be either 64-bit or 32-bit and can be prefetchable. When a BAR is set as 64 bits, it uses the next BAR for the extended address space and makes the next BAR inaccessible.
- **Size**: The available size range depends on the PCIe device/port type and the type of BAR selected. [Table 4-7](#page-206-0) lists the available BAR size ranges.

Table 4-7: **SRIOV BAR Size Ranges for Device Configuration**

- **Prefetchable**: Identifies the ability of the memory space to be prefetched.
- **Value**: The value assigned to the BAR based on the current selections.

For more information about managing the SRIOV Base Address Register settings, see [Managing Base Address Register Settings.](#page-200-1)

Managing SRIOV Base Address Register Settings

Memory, I/O, Type, and Prefetchable settings are handled by setting the appropriate Customize IP dialog box settings for the desired base address register.

Memory or I/O settings indicate whether the address space is defined as memory or I/O. The base address register only responds to commands that access the specified address space. Generally, memory spaces less than 4 KB in size should be avoided. The minimum I/O space allowed is 16 bytes. I/O space should be avoided in all new designs.

A memory space is prefetchable if there are no side effects on reads (that is, data is not destroyed by reading, as from RAM). Byte-write operations can be merged into a single double-word write, when applicable.

When configuring the core as an Endpoint for PCIe (non-Legacy), 64-bit addressing must be supported for all SRIOV BARs (except BAR5) that have the prefetchable bit set. 32-bit addressing is permitted for all SRIOV BARs that do not have the prefetchable bit set. The prefetchable bit related requirement does not apply to a Legacy Endpoint. The minimum memory address range supported by a BAR is 128 bytes for a PCI Express Endpoint and 16 bytes for a Legacy PCI Express Endpoint.

Disabling Unused Resources

For best results, disable unused base address registers to conserve system resources. Disable base address register by deselecting unused BARs in the Customize IP dialog box.

Legacy/MSI Capabilities

This page is the same as that of Basic mode.

MSI-X Capabilities

Available in Advanced mode only.

• **Enable MSIx Capability Structure**: Indicates that the MSI-X Capability structure exists.

Note: The Capability Structure needs at least one Memory BAR to be configured. You must maintain the MSI-X Table and Pending Bit Array in the application.

- **MSIx Table Settings**: Defines the MSI-X Table structure.
	- ° **Table Size**: Specifies the MSI-X Table size.
	- ° **Table Offset**: Specifies the offset from the Base Address Register that points to the base of the MSI-X Table.
	- **BAR Indicator**: Indicates the Base Address Register in the Configuration Space used to map the function in the MSI-X Table onto memory space. For a 64-bit Base Address Register, this indicates the lower DWORD.
- **MSIx Pending Bit Array (PBA) Settings**: Defines the MSI-X Pending Bit Array (PBA) structure.
	- **PBA Offset:** Specifies the offset from the Base Address Register that points to the base of the MSI-X PBA.
	- **PBA BAR Indicator:** Indicates the Base Address Register in the Configuration Space used to map the function in the MSI-X PBA onto Memory Space.

Power Management

The Power Management page includes settings for the Power Management registers, power consumption, and power dissipation options. These settings apply to both physical functions, if PF1 is enabled.

- **D1 Support**: Indicates that the function supports the D1 Power Management State. See section 3.2.3 of the *PCI Bus Power Management Interface Specification Revision 1.2* [\[Ref 2\].](#page-321-0)
- **PME Support From**: Indicates the power states in which the function can assert cfg_pm_wake. See section 3.2.3 of the *PCI Bus Power Management Interface Specification Revision 1.2* [\[Ref 2\].](#page-321-0)
- **BRAM Configuration Options**: Specify the number of receive block RAMs used for the solution. The table displays the number of receiver credits available for each packet type.

Extended Capabilities 1 and Extended Capabilities 2

The PCIe Extended Capabilities allow you to enable PCI Express Extended Capabilities. The Advanced Error Reporting Capability (offset $0x100h$) is always enabled. The Customize IP dialog box sets up the link list based on the capabilities enabled. After enabling, you must configure the capability by setting the applicable attributes in the core top-level defined in [Output Generation.](#page-215-0)

- **Device Serial Number Capability**: An optional PCIe Extended Capability containing a unique Device Serial Number. When this Capability is enabled, the DSN identifier must be presented on the Device Serial Number input pin of the port. This Capability must be turned on to enable the Virtual Channel and Vendor Specific Capabilities
- **Virtual Channel Capability**: An optional PCIe Extended Capability which allows the user application to be operated in TCn/VC0 mode. Checking this allows Traffic Class filtering to be supported. This capability only exists for physical function 0.
- **Reject Snoop Transactions (Root Port Configuration Only):** When enabled, any transactions for which the No Snoop attribute is applicable, but is not set in the TLP header, can be rejected as an Unsupported Request.
- **Enable AER Capability**: Optional PCIe Extended Capability that allows Advanced Error Reporting. This capability is always enabled.

Additional Optional Capabilities

- **Enable ARI**: Allows Alternate Requester ID. This capability is automatically enabled and should not be disabled if SRIOV is enabled.
- **Enable PB**: Implements the Power Budgeting Enhanced capability header.
- **Enable RBAR**: Implements the Resizable BAR capability.

- **Enable LTR**: Implements the Latency Tolerance Reporting capability.
- **Enable DPA**: Implements Dynamic Power Allocation capability.
- **Enable TPH**: Implements Transaction Processing Hints capability.

Shared Logic

Enables you to share common blocks across multiple instantiations by selecting one or more of the options on this page. For more information, see [Shared Logic in Chapter 3](#page-73-0).

GT Settings

Settings in this page allow you to customize specific transceiver settings that are normally not accessible.

PLL Selection (only available when Gen2 link speed is selected) allows for either the **QPLL** or **CPLL** to be selected as the clock source. This feature is useful when additional protocols are desired to be in the same GT Quad when operating at Gen2 links speeds. Gen3 speeds require the QPLL, and Gen1 speeds always use the CPLL.

IMPORTANT: *The remainder of the settings should not be modified unless instructed to do so by Xilinx.*

Core Interface Parameters

You can select the core interface parameters. By default, all ports are brought out. You can disable some interfaces if they are not used. When disabled, the interfaces (ports) are removed from the core top.

RECOMMENDED: *For a typical use case, do not disable the interfaces. Disable the ports only in special cases.*

Figure 4-1: **Core Interfaces Parameters**

Tansmit FC Interface

Enables you to request which flow control information the core provides. When you disable the Transmit Flow Control (FC) Interface option, the following ports are removed:

- pcie_tfc_nph_av
- pcie_tfc_npd_av

Config FC Interface

Enables you to control the configuration flow control for the UltraScale Architecture Gen3 Integrated Block for PCIe core. When you disable the Config Flow Control (FC) Interface option, the following ports are removed from the core:

- cfg_fc_ph
- cfg_fc_pd
- cfg_fc_nph
- cfg_fc_npd
- cfg_fc_cplh
- cfg_fc_cpld
- cfg_fc_sel

Config External Interface

Allows the core to transfer configuration information with the user application when externally implemented configuration registers are implemented. When you disable the Config Ext Interface option, the following ports are removed from the core:

- cfg_ext_read_received
- cfg_ext_write_received
- cfg_ext_register_number
- cfg_ext_function_number
- cfg_ext_write_data
- cfg_ext_write_byte_enable
- cfg_ext_read_data
- cfg_ext_read_data_valid

Config Status Interface

Provides information on how the core is configured. When you disable the Config Status Interface option, the following ports are removed from the core:

- cfg_phy_link_down
- cfg_phy_link_status
- cfg_negotiated_width
- cfg_current_speed
- cfg_max_payload
- cfg_max_read_req
- cfg_function_status
- cfg_vf_status
- cfg_function_power_state
- cfg_vf_power_state
- cfg_link_power_state
- cfg_err_cor_out
- cfg_err_nonfatal_out
- cfg_err_fatal_out
- cfg_ltr_enable
- cfg_ltssm_state
- cfg_rcb_status
- cfg_dpa_substate_change
- cfg_obff_enable
- cfg_pl_status_change
- cfg_tph_requester_enable
- cfg_tph_st_mode
- cfg_vf_tph_requester_enable
- cfg_vf_tph_st_mode
- pcie_rq_seq_num
- pcie_rq_seq_num_vld
- pcie_cq_np_req_count
- pcie_rq_tag

- pcie_rq_tag_vld
- pcie_cq_np_req

Per Function Status Interface

Provides status data as requested by the user application through the selected function. When you disable the Per Function Status Interface option, the following ports are removed from the core:

- cfg_per_func_status_control
- cfg_per_func_status_data

Config Management Interface

Used to read and write to the Configuration Space registers. When you disable the Config Management Interface option, the following ports are removed from the core:

- cfg_mgmt_addr
- cfg_mgmt_write
- cfg_mgmt_write_data
- cfg_mgmt_byte_enable
- cfg_mgmt_read
- cfg_mgmt_read_data
- cfg_mgmt_read_write_done
- cfg_mgmt_type1_cfg_reg_access

Receive Message Interface

Indicates to the logic that a decodable message from the link, the parameters associated with the data, and type of message have been received. When you disable the Receive Message Interface option, the following ports are removed from the core:

- cfg_msg_received
- cfg_msg_received_data
- cfg_msg_received_type

Config Transmit Message Interface

Used by the user application to transmit messages to the PCIe Gen3 core. When you disable the Config Transmit Message Interface option, the following ports are removed from the core:

- cfg_msg_transmit
- cfg_msg_transmit_type
- cfg_msg_transmit_data
- cfg_msg_transmit_done

Physical Layer Interface

The Physical Layer (PL) Interface parameter is set to false by default (unchecked), so these ports do not appear at the core boundary. To enable these ports, turn on this parameter.

- pl_eq_in_progress
- pl_eq_phase
- pl_eq_reset_eieos_count
- pl_gen2_upstream_prefer_deemph

Config Interface

This parameter is set to false by default (unchecked), so these ports do not appear at the core boundary. To enable these ports, turn on this parameter.

- conf_req_data
- conf_req_ready
- conf_req_reg_num
- conf_req_type
- conf_req_valid
- conf_resp_rdata
- conf_resp_valid

Config Control Interface

Allows a broad range of information exchange between the user application and the core. When you disable the Config Control Interface option, the following ports are removed:

- cfg_hot_reset_in
- cfg_hot_reset_out

- cfg_config_space_enable
- cfg_per_function_update_done
- cfg_per_function_number
- cfg_per_function_output_request
- cfg_dsn
- cfg_ds_port_number
- cfg_ds_bus_number
- cfg_ds_device_number
- cfg_ds_function_number
- cfg_power_state_change_ack
- cfg_power_state_change_interrupt
- cfg_err_cor_in
- cfg_err_uncor_in
- cfg_flr_done
- cfg_vf_flr_done
- cfg_flr_in_process
- cfg_vf_flr_in_process
- cfg_req_pm_transition_l23_ready
- cfg_link_training_enable

Output Generation

For details, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [\[Ref 9\].](#page-321-2)

Constraining the Core

This section contains information about constraining the core in the Vivado® Design Suite.

Required Constraints

The UltraScale Architecture Gen3 Integrated Block for PCIe solution requires the specification of timing and other physical implementation constraints to meet specified performance requirements for PCI Express®. These constraints are provided with the Endpoint and Root Port solutions in a Xilinx Design Constraints (XDC) file. Pinouts and hierarchy names in the generated XDC correspond to the provided example design.

IMPORTANT: *If the example design top file is not used, copy the IBUFDS_GTE3 instance for the reference clock, IBUF Instance for sys_rst and also the location and timing constraints associated with them into your local design top.*

To achieve consistent implementation results, an XDC containing these original, unmodified constraints must be used when a design is run through the Xilinx tools. For additional details on the definition and use of an XDC or specific constraints, see *Vivado Design Suite User Guide: Using Constraints* (UG903) [\[Ref 12\]](#page-321-0).

Constraints provided with the integrated block solution have been tested in hardware and provide consistent results. Constraints can be modified, but modifications should only be made with a thorough understanding of the effect of each constraint. Additionally, support is not provided for designs that deviate from the provided constraints.

Device, Package, and Speed Grade Selections

The device selection portion of the XDC informs the implementation tools which part, package, and speed grade to target for the design.

IMPORTANT: *Because Gen3 Integrated Block for PCIe cores are designed for specific part and package combinations, this section should not be modified.*

The device selection section always contains a part selection line, but can also contain part or package-specific options. An example part selection line follows:

CONFIG PART = $XCKU040-ffval156-3-e-es1$

Clock Frequencies

See [Chapter 3, Designing with the Core,](#page-73-0) for detailed information about clock requirements.

Clock Management

See [Chapter 3, Designing with the Core,](#page-73-0) for detailed information about clock requirements.

Clock Placement

See [Chapter 3, Designing with the Core,](#page-73-0) for detailed information about clock requirements.

Banking

This section is not applicable for this IP core.

Transceiver Placement

This section is not applicable for this IP core.

I/O Standard and Placement

This section is not applicable for this IP core.

Relocating the Integrated Block Core

By default, the IP core-level constraints lock block RAMs, transceivers, and the PCIe block to the recommended location. To relocate these blocks, you must override the constraints for these blocks in the XDC constraint file. To do so:

- 1. Copy the constraints for the block that needs to be overwritten from the core-level XDC constraint file.
- 2. Place the constraints in the user XDC constraint file.
- 3. Update the constraints with the new location.

The user XDC constraints are usually scoped to the top-level of the design; therefore, you must ensure that the cells referred by the constraints are still valid after copying and pasting them. Typically, you need to update the module path with the full hierarchy name.

Note: If there are locations that need to be swapped (i.e., the new location is currently being occupied by another module), there are two ways to do this.

- If there is a temporary location available, move the first module out of the way to a new temporary location first. Then, move the second module to the location that was occupied by the first module. Then, move the first module to the location of the second module. These steps can be done in XDC constraint file.
- If there is no other location available to be used as a temporary location, use the reset_property command from Tcl command window on the first module before relocating the second module to this location. The reset property command cannot be done in XDC constraint file and must be called from the Tcl command file or typed directly into the Tcl Console.

Simulation

For comprehensive information about Vivado simulation components, as well as information about using supported third-party tools, see the *Vivado Design Suite User Guide: Logic Simulation* (UG900) [\[Ref 13\].](#page-321-1)

For information regarding simulating the example design, see [Simulating the Example](#page-241-0) [Design in Chapter 5.](#page-241-0)

Pipe Mode Simulation

The UltraScale Architecture Gen3 Integrated Block for PCIe core supports the PIPE mode simulation where the PIPE interface of the core is connected to the PIPE interface of the link partner. This mode increases the simulation speed.

Use the **Enable External PIPE Interface** option on the Basic page of the Customize IP dialog box to enable PIPE mode simulation in the current Vivado Design Suite solution example design, in either Endpoint mode or Root Port mode. The External PIPE Interface signals are generated at the core boundary for access to the external device. Enabling this feature also provides the necessary hooks to use third-party PCI Express VIPs/BFMs instead of the Root Port model provided with the example design.

For details, see [Enable External PIPE Interface, page 198.](#page-197-0)

[Table 4-8](#page-218-0) and [Table 4-9](#page-218-1) describe the PIPE bus signals available at the top level of the core and their corresponding mapping inside the EP core ($pcie_top$) PIPE signals.

IMPORTANT: *A new file, xil_sig2pipe.v, is delivered in the simulation directory, and the file replaces phy_sig_gen.v. BFM/VIPs should interface with the xil_sig2pipe instance in board.v.*

Table 4-8: **Common In/Out Commands and Endpoint PIPE Signals Mappings**

Notes:

TA

1. pipe_clk is an output clock based on the core configuration. For Gen1 rate, pipe_clk is 125 MHz. For Gen2 and Gen3, pipe_clk is 250 MHz.

- 2. pipe_tx_rate_gt indicates the pipe rate (2'b00-Gen1, 2'b01-Gen2 and 2'b10-Gen3).
- 3. This ports functionality has been deprecated and can be left unconnected.

Table 4-9: **Input/Output Buses With Endpoint PIPE Signals Mapping**

Table 4-9: **Input/Output Buses With Endpoint PIPE Signals Mapping** *(Cont'd)*

Notes:

1. This ports functionality has been deprecated and can be left unconnected.

Post-Synthesis/Post-Implementation Netlist Simulation

The UltraScale Architecture Gen3 Integrated Block for PCIe core supports post-synthesis/ post-implementation netlist functional simulations. However, some configurations do not support this feature in this release. See [Table 4-10](#page-219-0) for the configuration support of netlist functional simulations.

Note: Post-synthesis/implementation netlist timing simulations are not supported for any of the configurations this release.

Table 4-10: **Configuration Support for Functional Simulation**

| Configuration | Verilog | VHDL | External PIPE Interface Mode | in Core | Shared Logic Shared Logic in Example Design |
|---------------|----------------------------|--|---|---------|---|
| Endpoint | Yes | Yes (Except Tandem mode with External Startup Primitive selected) | No | Yes | Yes |
| Root Port | Not Supported at this time | | | | |

Post-Synthesis Netlist Functional Simulation

To run a post-synthesis netlist functional simulation:

- 1. Generate the core with required configuration
- 2. Open the example design and run Synthesis
- 3. After synthesis is completed, in the Flow Navigator, right-click the **Run Simulation** option and select **Run Post-Synthesis Functional Simulation**.

Post-Implementation Netlist Functional Simulation

To run post-implementation netlist functional simulations:

1. Complete the above steps post-synthesis netlist function simulation.

- 2. Run the implementation for the generated example design.
- 3. After implementation is completed, in the Flow Navigator, right-click the **Run Simulation** option and select **Run Post-Implementation Functional Simulation**.

Synthesis and Implementation

For details about synthesis and implementation, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [\[Ref 9\].](#page-321-2)

For information regarding synthesizing and implementing the example design, see [Synthesizing and Implementing the Example Design in Chapter 5.](#page-243-0)

Chapter 5

Example Design

This chapter contains information about the example design provided in the Vivado® Design Suite.

Overview of the Example Design

This section provides an overview of the UltraScale Architecture Gen3 Integrated Block for PCIe example design.

Integrated Block Endpoint Configuration Overview

The example simulation design for the Endpoint configuration of the integrated block consists of two discrete parts:

- The Root Port Model, a test bench that generates, consumes, and checks PCI Express® bus traffic.
- The Programmed Input/Output (PIO) example design, a completer application for PCI Express. The PIO example design responds to Read and Write requests to its memory space and can be synthesized for testing in hardware.

Simulation Design Overview

For the simulation design, transactions are sent from the Root Port Model to the core (configured as an Endpoint) and processed by the PIO example design. [Figure 5-1](#page-222-0) illustrates the simulation design provided with the core. For more information about the Root Port Model, see [Root Port Model Test Bench for Endpoint, page 245](#page-244-0).

Figure 5-1: **Simulation Example Design Block Diagram**

Implementation Design Overview

The implementation design consists of a simple PIO example that can accept read and write transactions and respond to requests, as illustrated in [Figure 5-2](#page-223-0). Source code for the example is provided with the core. For more information about the PIO example design, see [Programmed Input/Output: Endpoint Example Design, page 224.](#page-223-1)

X12459

Figure 5-2: **Implementation Example Design Block Diagram**

Example Design Elements

The PIO example design elements include:

- Core wrapper
- An example Verilog HDL wrapper (instantiates the cores and example design)
- A customizable demonstration test bench to simulate the example design

The example design has been tested and verified with Vivado Design Suite and these simulators:

- Vivado simulator
- Mentor Graphics QuestaSim
- Cadence Incisive Enterprise Simulator (IES)
- Synopsys Verilog Compiler Simulator (VCS)

For the supported versions of these tools, see the *Xilinx Design Tools: Release Notes* Guide^{[\(2\)](#page-3-0)}.

Programmed Input/Output: Endpoint Example Design

Programmed Input/Output (PIO) transactions are generally used by a PCI Express system host CPU to access Memory Mapped Input/Output (MMIO) and Configuration Mapped Input/Output (CMIO) locations in the PCI Express logic. Endpoints for PCI Express accept

Memory and I/O Write transactions and respond to Memory and I/O Read transactions with Completion with Data transactions.

The PIO example design (PIO design) is included with the core in Endpoint configuration generated by the Vivado IP catalog, which allows you to bring up your system board with a known established working design to verify the link and functionality of the board.

The PIO design Port Model is shared by the core, Endpoint Block Plus for PCI Express, and Endpoint PIPE for PCI Express solutions. This section generically represents all solutions using the name Endpoint for PCI Express (or Endpoint for PCIe™).

System Overview

The PIO design is a simple target-only application that interfaces with the Endpoint for the PCIe core Transaction (AXI4-Stream) interface and is provided as a starting point for you to build your own designs. These features are included:

- Four transaction-specific 2 KB target regions using the internal FPGA block RAMs, providing a total target space of 8,192 bytes
- Supports single Dword payload Read and Write PCI Express transactions to 32-/64-bit address memory spaces and I/O space with support for completion TLPs
- Utilizes the BAR ID[2:0] and Completer Request Descriptor[114:112] of the core to differentiate between TLP destination Base Address Registers
- Provides separate implementations optimized for 64-bit, 128-bit, and 256-bit AXI4-Stream interfaces

[Figure 5-3](#page-225-0) illustrates the PCI Express system architecture components, consisting of a Root Complex, a PCI Express switch device, and an Endpoint for PCIe. PIO operations move data *downstream* from the Root Complex (CPU register) to the Endpoint, and/or *upstream* from the Endpoint to the Root Complex (CPU register). In either case, the PCI Express protocol request to move the data is initiated by the host CPU.

Figure 5-3: **System Overview**

Data is moved downstream when the CPU issues a store register to a MMIO address command. The Root Complex typically generates a Memory Write TLP with the appropriate MMIO location address, byte enables, and the register contents. The transaction terminates when the Endpoint receives the Memory Write TLP and updates the corresponding local register.

Data is moved upstream when the CPU issues a load register from a MMIO address command. The Root Complex typically generates a Memory Read TLP with the appropriate MMIO location address and byte enables. The Endpoint generates a Completion with Data TLP after it receives the Memory Read TLP. The Completion is steered to the Root Complex and payload is loaded into the target register, completing the transaction.

PIO Hardware

The PIO design implements an 8,192 byte target space in FPGA block RAM, behind the Endpoint for PCIe. This 32-bit target space is accessible through single Dword I/O Read, I/ O Write, Memory Read 64, Memory Write 64, Memory Read 32, and Memory Write 32 TLPs.

The PIO design generates a completion with one Dword of payload in response to a valid Memory Read 32 TLP, Memory Read 64 TLP, or I/O Read TLP request presented to it by the core. In addition, the PIO design returns a completion without data with successful status for I/O Write TLP request.

The PIO design can initiate:

- a Memory Read transaction when the received write address is 11'hEA8 and the write data is 32'hAAAA_BBBB, and Targeting the BAR0.
- a Legacy Interrupt when the received write address is 11 'hEEC and the write data is 32'hCCCC_DDDD, and Targeting the BAR0.
- an MSI when the received write address is 11 'hEEC and the write data is 32'hEEEE_FFFF, and Targeting the BAR0.
- an MSIx when the received write address is 11 'hEEC and the write data is 32'hDEAD_BEEF, and Targeting the BAR0.

The PIO design processes a Memory or I/O Write TLP with one Dword payload by updating the payload into the target address in the FPGA block RAM space.

Base Address Register Support

The PIO design supports four discrete target spaces, each consisting of a 2 KB block of memory represented by a separate Base Address Register (BAR). Using the default parameters, the Vivado IP catalog produces a core configured to work with the PIO design defined in this section, consisting of:

- One 64-bit addressable Memory Space BAR
- One 32-bit Addressable Memory Space BAR

You can change the default parameters used by the PIO design; however, in some cases you might need to change the user application depending on your system. See [Changing IP](#page-227-0) [Catalog Tool Default BAR Settings](#page-227-0) for information about changing the default Vivado Design Suite IP parameters and the effect on the PIO design.

Each of the four 2 KB address spaces represented by the BARs corresponds to one of four 2 KB address regions in the PIO design. Each 2 KB region is implemented using a 2 KB dual-port block RAM. As transactions are received by the core, the core decodes the address and determines which of the four regions is being targeted. The core presents the TLP to the PIO design and asserts the appropriate bits of (BAR ID[2:0]), Completer Request Descriptor[114:112], as defined in [Table 5-1.](#page-227-1)

Table 5-1: **TLP Traffic Types**

Changing IP Catalog Tool Default BAR Settings

You can change the Vivado IP catalog parameters and continue to use the PIO design to create customized Verilog source to match the selected BAR settings. However, because the PIO design parameters are more limited than the core parameters, consider the following example design limitations when changing the default IP catalog parameters:

- The example design supports one I/O space BAR, one 32-bit Memory space (that cannot be the Expansion ROM space), and one 64-bit Memory space. If these limits are exceeded, only the first space of a given type is active—accesses to the other spaces do not result in completions.
- Each space is implemented with a 2 KB memory. If the corresponding BAR is configured to a wider aperture, accesses beyond the 2 KB limit wrap around and overlap the 2 KB memory space.
- The PIO design supports one I/O space BAR, which by default is disabled, but can be changed if desired.

Although there are limitations to the PIO design, Verilog source code is provided so you can tailor the example design to your specific needs.

TLP Data Flow

This section defines the data flow of a TLP successfully processed by the PIO design.

The PIO design successfully processes single Dword payload Memory Read and Write TLPs and I/O Read and Write TLPs. Memory Read or Memory Write TLPs of lengths larger than one Dword are not processed correctly by the PIO design; however, the core does accept these TLPs and passes them along to the PIO design. If the PIO design receives a TLP with a length of greater than one Dword, the TLP is received completely from the core and discarded. No corresponding completion is generated.

Memory and I/O Write TLP Processing

When the Endpoint for PCIe receives a Memory or I/O Write TLP, the TLP destination address and transaction type are compared with the values in the core BARs. If the TLP passes this comparison check, the core passes the TLP to the Receive AXI4-Stream interface of the PIO design. The PIO design handles Memory writes and I/O TLP writes in different

ways: the PIO design responds to *I/O writes* by generating a Completion Without Data (cpl), a requirement of the PCI Express specification.

Along with the start of packet, end of packet, and ready handshaking signals, the Completer Requester AXI4-Stream interface also asserts the appropriate (BAR ID[2:0]), Completer Request Descriptor[114:112] signal to indicate to the PIO design the specific destination BAR that matched the incoming TLP. On reception, the PIO design RX State Machine processes the incoming Write TLP and extracts the TLPs data and relevant address fields so that it can pass this along to the PIO design internal block RAM write request controller.

Based on the specific BAR ID[2:0] signals asserted, the RX state machine indicates to the internal write controller the appropriate 2 KB block RAM to use prior to asserting the write enable request. For example, if an I/O Write Request is received by the core targeting BAR0, the core passes the TLP to the PIO design and sets BAR ID[2:0] to 000b. The RX state machine extracts the lower address bits and the data field from the I/O Write TLP and instructs the internal Memory Write controller to begin a write to the block RAM.

In this example, the assertion of setting BAR ID[2:0] to 000b instructed the PIO memory write controller to access ep_{mem0} (which by default represents 2 KB of I/O space). While the write is being carried out to the FPGA block RAM, the PIO design RX state machine deasserts m_axis_cq_tready, causing the Receive AXI4-Stream interface to stall receiving any further TLPs until the internal Memory Write controller completes the write to the block RAM. Deasserting m_axis_cq_tready in this way is not required for all designs using the core; the PIO design uses this method to simplify the control logic of the RX state machine.

Memory and I/O Read TLP Processing

When the Endpoint for PCIe receives a Memory or I/O Read TLP, the TLP destination address and transaction type are compared with the values programmed in the core BARs. If the TLP passes this comparison check, the core passes the TLP to the Receive AXI4-Stream interface of the PIO design.

Along with the start of packet, end of packet, and ready handshaking signals, the Completer Requester AXI4-Stream interface also asserts the appropriate BAR ID[2:0] signal to indicate to the PIO design the specific destination BAR that matched the incoming TLP. On reception, the PIO design state machine processes the incoming Read TLP and extracts the relevant TLP information and passes it along to the internal block RAM read request controller of the PIO design.

Based on the specific BAR ID[2:0] signal asserted, the RX state machine indicates to the internal read request controller the appropriate 2 KB block RAM to use before asserting the read enable request. For example, if a Memory Read 32 Request TLP is received by the core targeting the default Mem32 BAR2, the core passes the TLP to the PIO design and sets BAR ID[2:0] to 010b. The RX state machine extracts the lower address bits from the Memory 32 Read TLP and instructs the internal Memory Read Request controller to start a read operation.

In this example, the setting BAR ID[2:0] to 010b instructs the PIO memory read controller to access the Mem32 space, which by default represents 2 KB of memory space. A notable difference in handling of memory write and read TLPs is the requirement of the receiving device to return a Completion with Data TLP in the case of memory or I/O read request.

While the read is being processed, the PIO design RX state machine deasserts m axis cq tready, causing the Receive AXI4-Stream interface to stall receiving any further TLPs until the internal Memory Read controller completes the read access from the block RAM and generates the completion. Deasserting m_axis_cq_tready in this way is not required for all designs using the core. The PIO design uses this method to simplify the control logic of the RX state machine.

PIO File Structure

[Table 5-2](#page-229-0) defines the PIO design file structure. Based on the specific core targeted, not all files delivered by the Vivado IP catalog are necessary, and some files might not be delivered. The major difference is that some of the Endpoint for PCIe solutions use a 32-bit user datapath, others use a 64-bit datapath, and the PIO design works with both. The width of the datapath depends on the specific core being targeted.

Table 5-2: **PIO Design File Structure**

Three configurations of the PIO design are provided: PIO_64, PIO_128, and PIO_256 with 64-, 128-, and 256-bit AXI4-Stream interfaces, respectively. The PIO configuration that is generated depends on the selected Endpoint type (that is, UltraScale™ architecture integrated block, PIPE, PCI Express, and Block Plus) as well as the number of PCI Express lanes and the interface width selected. [Table 5-3](#page-230-0) identifies the PIO configuration generated based on your selection.

Table 5-3: **PIO Configuration**

Notes:

1. The core does not support 128-bit x8 8.0 Gb/s configuration and 500 MHz user clock frequency.

[Figure 5-4](#page-230-2) shows the various components of the PIO design, which is separated into four main parts: the TX Engine, RX Engine, Memory Access Controller, and Power Management Turn-Off Controller.

Figure 5-4: **PIO Design Components**

PIO Operation

PIO Read Transaction

[Figure 5-5](#page-231-0) depicts a Back-to-Back Memory Read request to the PIO design. The receive engine deasserts m_axis_rx_tready as soon as the first TLP is completely received. The next Read transaction is accepted only after compl_done_o is asserted by the transmit engine, indicating that Completion for the first request was successfully transmitted.

Figure 5-5: **Back-to-Back Read Transactions**

PIO Write Transaction

[Figure 5-6](#page-232-0) depicts a back-to-back Memory Write to the PIO design. The next Write transaction is accepted only after wr_busy_o is deasserted by the memory access unit, indicating that data associated with the first request was successfully written to the memory aperture.

Figure 5-6: **Back-to-Back Write Transactions**

Device Utilization

[Table 5-4](#page-232-1) shows the PIO design FPGA resource utilization.

Table 5-4: **PIO Design FPGA Resources**

| Resources | Utilization |
|-------------------|--------------------|
| LUTs | 300 |
| Flip-Flops | 500 |
| Block RAMs | |

Configurator Example Design

The Configurator example design, included with the UltraScale Architecture Gen3 Integrated Block for PCIe® in Root Port configuration generated by the Vivado IDE, is a synthesizable, lightweight design that demonstrates the minimum setup required for the integrated block in Root Port configuration to begin application-level transactions with an Endpoint.

System Overview

PCI Express devices require setup after power-on, before devices in the system can begin application specific communication with each other. At least two devices connected through a PCI Express Link must have their Configuration spaces initialized and be enumerated to communicate.

Root Ports facilitate PCI Express enumeration and configuration by sending Configuration Read (CfgRd) and Write (CfgWr) TLPs to the downstream devices such as Endpoints and Switches to set up the configuration spaces of those devices. When this process is complete, higher-level interactions, such as Memory Reads (MemRd TLPs) and Writes (MemWr TLPs), can occur within the PCI Express System.

The Configurator example design described here performs the configuration transactions required to enumerate and configure the Configuration space of a single connected PCI Express Endpoint and allow application-specific interactions to occur.

Configurator Example Design Hardware

The Configurator example design consists of four high-level blocks:

- **Root Port**: The UltraScale Architecture Gen3 Integrated Block for PCIe core in Root Port configuration.
- **Configurator Block**: Logical block which interacts with the configuration space of a PCI Express Endpoint device connected to the Root Port.
- **Configurator ROM**: Read-only memory that sources configuration transactions to the Configurator Block.
- **PIO Master**: Logical block which interacts with the user logic connected to the Endpoint by exchanging data packets and checking the validity of the received data. The data packets are limited to a single DWORD and represent the type of traffic that would be generated by a CPU.

Note: The Configurator Block, Configurator ROM, and Root Port are logically grouped in the RTL code within a wrapper file called the Configurator Wrapper.

The Configurator example design, as delivered, is designed to be used with the PIO Slave example included with Xilinx Endpoint cores and described in [Chapter 6, Test Bench.](#page-244-1) The PIO Master is useful for simple bring-up and debugging, and is an example of how to interact with the Configurator Wrapper. The Configurator example design can be modified to be used with other Endpoints.

[Figure 5-7](#page-234-0) shows the various components of the Configurator example design.

Figure 5-7: **Configurator Example Design Components**

[Figure 5-8](#page-235-0) shows how the blocks are connected in an overall system view.

Figure 5-8: **Configurator Example Design**

Configurator Block

The Configurator Block generates CfgRd and CfgWr TLPs and presents them to the AXI4-Stream interface of the integrated block in Root Port configuration. The TLPs that the Configurator Block generates are determined by the contents of the Configurator ROM.

The generated configuration traffic is predetermined by you to address your particular system requirements. The configuration traffic is encoded in a memory-initialization file (the Configurator ROM) which is synthesized as part of the Configurator. The Configurator Block and the attached Configurator ROM is intended to be usable a part of a real-world embedded design.

The Configurator Block steps through the Configuration ROM file and sends the TLPs specified therein. Supported TLP types are Message, Message w/Data, Configuration Write (Type 0), and Configuration Read (Type 0). For the Configuration packets, the Configurator Block waits for a Completion to be returned before transmitting the next TLP. If the Completion TLP fields do not match the expected values, PCI Express configuration fails. However, the Data field of Completion TLPs is ignored and not checked

Note: There is no completion timeout mechanism in the Configurator Block, so if no completion is returned, the Configurator Block waits forever.

The Configurator Block has these parameters, which you can modify:

- **TCQ**: Clock-to-out delay modeled by all registers in design.
- **EXTRA_PIPELINE**: Controls insertion of an extra pipeline stage on the Receive AXI4-Stream interface for timing.
- **ROM_FILE**: File name containing configuration steps to perform.
- **ROM_SIZE**: Number of lines in ROM_FILE containing data (equals number of TLPs to send/2).
- **REQUESTER_ID**: Value for the Requester ID field in outgoing TLPs.

When the Configurator Block design is used, all TLP traffic must pass through the Configurator Block. The user design is responsible for asserting the start config input (for one clock cycle) to initiate the configuration process when $user$ lnk up has been asserted by the core. Following start_config, the Configurator Block performs whatever configuration steps have been specified in the Configuration ROM. During configuration, the Configurator Block controls the core AXI4-Stream interface. Following configuration, all AXI4-Stream traffic is routed to/from the user application, which in the case of this example design is the PIO Master. The end of configuration is signaled by the assertion of finished_config. If configuration is unsuccessful for some reason, failed_config is also asserted.

If used in a system that supports PCIe® v2.2 5.0 Gb/s links, the Configurator Block begins its process by attempting to up-train the link from 2.5 Gb/s to 5.0 Gb/s. This feature is enabled depending on the LINK_CAP_MAX_LINK_SPEED parameter on the Configurator Wrapper.

The Configurator does not support the user throttling received data on the Receive AXI4-Stream interface. Because of this, the Root Port inputs which control throttling are not included on the Configurator Wrapper. These signals are m_axis_rx_tready and rx_np_ok. This is a limitation of the Configurator example design and not of the core in Root Port configuration. This means that the user design interfacing with the Configurator example design must be able to accept received data at line rate.

Configurator ROM

The Configurator ROM stores the necessary configuration transactions to configure a PCI Express Endpoint. This ROM interfaces with the Configurator Block to send these transactions over the PCI Express link.

The example ROM file included with this design shows the operations needed to configure a UltraScale Architecture Gen3 Integrated Block for PCIe and PIO Example Design.

The Configurator ROM can be customized for other Endpoints and PCI Express system topologies. The unique set of configuration transactions required depends on the Endpoint that interacts with the Root Port. This information can be obtained from the documentation provided with the Endpoint.

The ROM file follows the format specified in the Verilog specification (IEEE 1364-2001) section 17.2.8, which describes using the \$readmemb function to pre-load data into a RAM or ROM. Verilog-style comments are allowed.

The file is read by the simulator or synthesis tool and each memory value encountered is used as a single location in memory. Digits can be separated by an underscore character (_) for clarity without constituting a new location.

Each configuration transaction specified uses two adjacent memory locations:

- The first location specifies the header fields. Header fields are on even addresses.
- The second location specifies the 32-bit data payload. (For CfgRd TLPs and Messages without data, the data location is unused but still present.) Data payloads are on odd addresses.

For headers, Messages and CfgRd/CfgWr TLPs use different fields. For all TLPs, two bits specify the TLP type. For Messages, Message Routing and Message Code are specified. For CfgRd/CfgWr TLPs, Function Number, Register Number, and 1st DWORD Byte-Enable are specified. The specific bit layout is shown in the example ROM file.

PIO Master

The PIO Master demonstrates how a user application design might interact with the Configurator Block. It directs the Configurator Block to bring up the link partner at the appropriate time, and then (after successful bring-up) generates and consumes bus traffic. The PIO Master performs writes and reads across the PCI Express Link to the PIO Slave Example Design (from the Endpoint core) to confirm basic operation of the link and the Endpoint.

The PIO Master waits until user_lnk_up is asserted by the Root Port. It then asserts start_config to the Configurator Block. When the Configurator Block asserts finished config, the PIO Master writes and reads to/from each BAR in the PIO Slave design. If the readback data matches what was written, the PIO Master asserts its pio_test_finished output. If there is a data mismatch or the Configurator Block fails to configure the Endpoint, the PIO Master asserts its pio_test_failed output. The PIO Master operation can be restarted by asserting its pio_test_restart input for one clock cycle.

Configurator File Structure

[Table 5-5](#page-238-0) defines the Configurator example design file structure.

The hierarchy of the Configurator example design is:

xilinx_pcie_uscale_rp.v

- cgator_wrapper
	- pcie_uscale_core_top (in the source directory) This directory contains all the source files for the core in Root Port Configuration.
	- ° cgator
		- cgator_cpl_decoder
		- cgator_pkt_generator
		- cgator_tx_mux
		- cgator_gen2_enabler
		- cgator controller This directory contains <cgator_cfg_rom.data> (specified by ROM_FILE).
- pio_master
	- ° pio_master_controller
	- ° pio_master_checker
	- ° pio_master_pkt_generator

Note: cgator_cfg_rom.data is the default name of the ROM data file. You can override this by changing the value of the ROM_FILE parameter.

Summary

The Configurator example design is a synthesizable design that demonstrates the capabilities of the UltraScale Architecture Gen3 Integrated Block for PCIe when configured as a Root Port. The example is provided through the Vivado IDE and uses the Endpoint PIO example as a target for PCI Express enumeration and configuration. The design can be modified to target other Endpoints by changing the contents of a ROM file.

Generating the Core

To generate a core using the default values in the Vivado IDE, follow these steps:

- 1. Start the Vivado IP catalog.
- 2. Select **File** > **New Project**.
- 3. Enter a project name and location, then click **Next.** This example uses project_name.cpg and project_dir.
- 4. In the New Project wizard pages, *do not* add sources, existing IP, or constraints.
- 5. From the Part tab [\(Figure 5-9](#page-240-0)), select these options:
	- ° **Family**: Kintex UltraScale
	- ° **Device**: xcku040
	- ° **Package**: ffva1156
	- ° **Speed Grade**: -3

Note: If an unsupported silicon device is selected, the core is grayed out (unavailable) in the list of cores.

Figure 5-9: **Part Selection**

- 6. In the final project summary page, click **OK**.
- 7. In the Vivado IP catalog, expand **Standard Bus Interfaces** > **PCI Express**, and double-click the **UltraScale Architecture Gen3 Integrated Block for PCIe** core to display the Customize IP dialog box.
- 8. In the Component Name field, enter a name for the core.

Note: <component_name> is used in this example.

Figure 5-10: **Configuration Parameters**

- 9. From the Device/Port Type drop-down menu, select the appropriate device/port type of the core (**Endpoint** or **Root Port**).
- 10. Click **OK** to generate the core using the default parameters.
- 11. In the Design sources tab, right-click the XCI file, and select **Generate**.
- 12. Select **All** to generate the core with the default parameters.

Simulating the Example Design

The example design provides a quick way to simulate and observe the behavior of the core for PCI Express Endpoint and Root port Example design projects generated using the Vivado Design Suite.

The currently supported simulators are:

• Vivado simulator (default)

- Mentor Graphics QuestaSim
- Cadence Incisive Enterprise Simulator (IES)
- Synopsys Verilog Compiler Simulator (VCS)

The simulator uses the example design test bench and test cases provided along with the example design for both the design configurations.

For any project (PCI Express core) generated out of the box, the simulations using the default Vivado simulator can be run as follows:

1. In the Sources Window, right-click the example project file (.xci), and select **Open IP Example Design**.

The example project is created.

2. In the Flow Navigator (left-hand pane), under Simulation, right-click **Run Simulation** and select **Run Behavioral Simulation**.

IMPORTANT: *The post-synthesis and post-implementation simulation options are not supported for the PCI Express block.*

After the Run Behavioral Simulation Option is running, you can observe the compilation and elaboration phase through the activity in the **Tcl Console**, and in the Simulation tab of the **Log** Window.

3. In Tcl Console, type the run all command and press **Enter**. This runs the complete simulation as per the test case provided in example design test bench.

After the simulation is complete, the result can be viewed in the **Tcl Console**.

In Vivado IDE, change the simulation settings as follows:

- 1. In the Flow Navigator, under Simulation, select **Simulation Settings**.
- 2. Set the **Target simulator** to **QuestaSim/ModelSim Simulator**, **Incisive Enterprise Simulator (IES)** or **Verilog Compiler Simulator**.
- 3. In the simulator tab, select **Run Simulation > Run behavioral simulation**.
- 4. When prompted, click **Yes** to change and then run the simulator.

Endpoint Configuration

The simulation environment provided with the Gen3 Integrated Block for PCIe core in Endpoint configuration performs simple memory access tests on the PIO example design. Transactions are generated by the Root Port Model and responded to by the PIO example design.

- PCI Express Transaction Layer Packets (TLPs) are generated by the test bench transmit user application (pci_exp_usrapp_tx). As it transmits TLPs, it also generates a log file, tx.dat.
- PCI Express TLPs are received by the test bench receive user application (pci_exp_usrapp_rx). As the user application receives the TLPs, it generates a log file, rx.dat.

For more information about the test bench, see [Root Port Model Test Bench for Endpoint,](#page-244-0) [page 245.](#page-244-0)

Synthesizing and Implementing the Example Design

To run synthesis and implementation on the example design in the Vivado Design Suite environment:

1. Go to the XCI file, right-click, and select **Open IP Example Design**.

A new Vivado tool window opens with the project name "example_project" within the project directory.

2. In the Flow Navigator, click **Run Synthesis** and **Run Implementation**.

TIP: *Click Run Implementation first to run both synthesis and implementation. Click Generate Bitstream to run synthesis, implementation, and then bitstream.*

Chapter 6

Test Bench

This chapter contains information about the test bench provided in the Vivado® Design Suite.

Root Port Model Test Bench for Endpoint

The PCI Express Root Port Model is a robust test bench environment that provides a test program interface that can be used with the provided PIO design or with your design. The purpose of the Root Port Model is to provide a source mechanism for generating downstream PCI Express TLP traffic to stimulate the customer design, and a destination mechanism for receiving upstream PCI Express TLP traffic from the customer design in a simulation environment.

Source code for the Root Port Model is included to provide the model for a starting point for your test bench. All the significant work for initializing the core configuration space, creating TLP transactions, generating TLP logs, and providing an interface for creating and verifying tests are complete, allowing you to dedicate efforts to verifying the correct functionality of the design rather than spending time developing an Endpoint core test bench infrastructure.

The Root Port Model consists of:

- Test Programming Interface (TPI), which allows you to stimulate the Endpoint device for the PCI Express
- Example tests that illustrate how to use the test program TPI
- Verilog source code for all Root Port Model components, which allow you to customize the test bench

[Figure 6-1](#page-245-0) illustrates the illustrates the Root Port Model coupled with the PIO design.

Figure 6-1: **Root Port Model and Top-Level Endpoint**

Architecture

The Root Port Model consists of these blocks, illustrated in [Figure 6-1](#page-245-0):

- dsport (Root Port)
- usrapp_tx
- usrapp_rx
- usrapp_com (Verilog only)

The usrapp tx and usrapp rx blocks interface with the dsport block for transmission and reception of TLPs to/from the Endpoint Design Under Test (DUT). The Endpoint DUT consists of the Endpoint for PCIe and the PIO design (displayed) or customer design.

The usrapp_tx block sends TLPs to the dsport block for transmission across the PCI Express Link to the Endpoint DUT. In turn, the Endpoint DUT device transmits TLPs across the PCI Express Link to the dsport block, which are subsequently passed to the usrapp_rx block. The dsport and core are responsible for the data link layer and physical link layer processing when communicating across the PCI Express logic. Both usrapp_tx and usrapp_rx utilize the usrapp_com block for shared functions, for example, TLP processing and log file outputting. Transaction sequences or test programs are initiated by the usrapp_tx block to stimulate the

Endpoint device fabric interface. TLP responses from the Endpoint device are received by the usrapp_rx block. Communication between the usrapp_tx and usrapp_rx blocks allow the usrapp_tx block to verify correct behavior and act accordingly when the usrapp_rx block has received TLPs from the Endpoint device.

Scaled Simulation Timeouts

The simulation model of the core uses scaled down times during link training to allow for the link to train in a reasonable amount of time during simulation. According to the *PCI Express Specification, rev. 3.0* [\[Ref 2\],](#page-321-3) there are various timeouts associated with the link training and status state machine (LTSSM) states. The core scales these timeouts by a factor of 256 in simulation, except in the Recovery Speed_1 LTSSM state, where the timeouts are not scaled.

Test Selection

[Table 6-1](#page-246-0) describes the tests provided with the Root Port Model, followed by specific sections for Verilog test selection.

| Test Name | Test in Verilog | Description |
|--------------------|------------------------|---|
| sample_smoke_test0 | Verilog | Issues a PCI Type 0 Configuration Read TLP and waits for the completion TLP; then compares the value returned with the expected Device/Vendor ID value. |
| sample_smoke_test1 | Verilog | Performs the same operation as sample_smoke_test0 but makes use of expectation tasks. This test uses two separate test program threads: one thread issues the PCI Type 0 Configuration Read TLP and the second thread issues the Completion with Data TLP expectation task. This test illustrates the form for a parallel test that uses expectation tasks. This test form allows for confirming reception of any TLPs from your design. Additionally, this method can be used to confirm reception of TLPs when ordering is unimportant. |

Table 6-1: **Root Port Model Provided Tests**

Verilog Test Selection

The Verilog test model used for the Root Port Model lets you specify the name of the test to be run as a command line parameter to the simulator.

To change the test to be run, change the value provided to TESTNAME, which is defined in the test files sample $test1.v$ and pio $tests.v$. This mechanism is used for Mentor Graphics QuestaSim. Vivado simulator uses the -testplusarg options to specify TESTNAME, for example:

demo_tb.exe -gui -view wave.wcfg -wdb wave_isim -tclbatch isim_cmd.tcl -testplusarg TESTNAME=sample_smoke_test0.

Waveform Dumping

For information on simulator waveform dumping, see the *Vivado Design Suite User Guide: Logic Simulation (UG900)* [\[Ref 13\]](#page-321-1).

Verilog Flow

The Root Port Model provides a mechanism for outputting the simulation waveform to file by specifying the +dump_all command line parameter to the simulator.

Output Logging

When a test fails on the example or customer design, the test programmer debugs the offending test case. Typically, the test programmer inspects the wave file for the simulation and cross-reference this to the messages displayed on the standard output. Because this approach can be very time consuming, the Root Port Model offers an output logging mechanism to assist the tester with debugging failing test cases to speed the process.

The Root Port Model creates three output files $(tx.dat, rx.dat, and error.dat)$ during each simulation run. The log files, rx . dat and tx . dat, each contain a detailed record of every TLP that was received and transmitted, respectively, by the Root Port Model.

TIP: *With an understanding of the expected TLP transmission during a specific test case, you can isolate the failure.*

The log file error, dat is used in conjunction with the expectation tasks. Test programs that use the expectation tasks generate a general error message to standard output. Detailed information about the specific comparison failures that have occurred due to the expectation error is located within error.dat.

Parallel Test Programs

There are two classes of tests are supported by the Root Port Model:

- Sequential tests. Tests that exist within one process and behave similarly to sequential programs. The test depicted in [Test Program: pio_writeReadBack_test0, page 250](#page-249-0) is an example of a sequential test. Sequential tests are very useful when verifying behavior that have events with a known order.
- Parallel tests. Tests involving more than one process thread. The test sample_smoke_test1 is an example of a parallel test with two process threads. Parallel tests are very useful when verifying that a specific set of events have occurred, however the order of these events are not known.

A typical parallel test uses the form of one command thread and one or more expectation threads. These threads work together to verify the device functionality. The role of the

command thread is to create the necessary TLP transactions that cause the device to receive and generate TLPs. The role of the expectation threads is to verify the reception of an expected TLP. The Root Port Model TPI has a complete set of expectation tasks to be used in conjunction with parallel tests.

Because the example design is a target-only device, only Completion TLPs can be expected by parallel test programs while using the PIO design. However, the full library of expectation tasks can be used for expecting any TLP type when used in conjunction with the customer design (which can include bus-mastering functionality).

Test Description

The Root Port Model provides a Test Program Interface (TPI). The TPI provides the means to create tests by invoking a series of Verilog tasks. All Root Port Model tests should follow the same six steps:

- 1. Perform conditional comparison of a unique test name
- 2. Set up master timeout in case simulation hangs
- 3. Wait for Reset and link-up
- 4. Initialize the configuration space of the Endpoint
- 5. Transmit and receive TLPs between the Root Port Model and the Endpoint DUT
- 6. Verify that the test succeeded

Test Program: pio_writeReadBack_test0

```
1. else if(testname == "pio_writeReadBack_test1"
2. begin
3. // This test performs a 32 bit write to a 32 bit Memory space and performs a read back
4. TSK_SIMULATION_TIMEOUT(10050);
5. TSK_SYSTEM_INITIALIZATION;
6. TSK_BAR_INIT:
7. for (ii = 0; ii <= 6; ii = ii + 1) begin
8. if (BAR_INIT_P_BAR_ENABLED[ii] > 2'b00) // bar is enabled 
9. case(BAR_INIT_P_BAR_ENABLED[ii])
10. 2'b01 : // IO SPACE<br>11. begin
               begin
12. $display("[%t] : NOTHING: to IO 32 Space BAR %x", $realtime, ii);
13. end 
14. 2'b10 : // MEM 32 SPACE
15. begin 
16. $display("[%t] : Transmitting TLPs to Memory 32 Space BAR %x",
17. \text{Srelative}, \text{ii};18. //------------------------------------------------------------------------
19. // Event : Memory Write 32 bit TLP
20.
21. DATA STORE[0] = 8'h04:
22. DATA_STORE[1] = 8'h03;
23. DATA STORE[2] = 8'h02;
24. DATA STORE[3] = 8'h01;
25. P_READ_DATA = 32'hffff_ffff; // make sure P_READ_DATA has known initial value 
26. TSK_TX_MEMORY_WRITE_32(DEFAULT_TAG, DEFAULT_TC, 10'd1, BAR_INIT_P_BAR[ii][31:0] , 4'hF, 
     4'hF, 1'b0);
27. TSK TX CLK EAT(10):
28. DEFAULT_TAG = DEFAULT_TAG + 1;
29. //------------------------------------------------------------------------
30. // Event : Memory Read 32 bit TLP
31. //------------------------------------------------------------------------
32. TSK_TX_MEMORY_READ_32(DEFAULT_TAG, DEFAULT_TC, 10'd1, BAR_INIT_P_BAR[ii][31:0], 4'hF,
     4'hF;
33. TSK WAIT FOR READ DATA:
34. if (P_READ_DATA != {DATA_STORE[3], DATA_STORE[2], DATA_STORE[1], DATA_STORE[0] }) 
35. begin
36. $display("[%t] : Test FAILED --- Data Error Mismatch, Write Data %x != Read Data %x", 
      $realtime,{DATA_STORE[3], DATA_STORE[2], DATA_STORE[1], DATA_STORE[0]}, P_READ_DATA);
37. end
38. else
39. begin
40. $display("[%t] : Test PASSED --- Write Data: %x successfully received", $realtime, 
      P_READ_DATA);
41. end
```
Expanding the Root Port Model

The Root Port Model was created to work with the PIO design, and for this reason is tailored to make specific checks and warnings based on the limitations of the PIO design. These checks and warnings are enabled by default when the Root Port Model is generated by the Vivado IP catalog. However, these limitations can be disabled so that they do not affect the customer design.

Because the PIO design was created to support at most one I/O BAR, one Mem64 BAR, and two Mem32 BARs (one of which must be the EROM space), the Root Port Model by default makes a check during device configuration that verifies that the core has been configured to meet this requirement. A violation of this check causes a warning message to be displayed as well as for the offending BAR to be gracefully disabled in the test bench. This check can be disabled by setting the pio_check_design variable to zero in the pci_exp_usrapp_tx.v file.

Root Port Model TPI Task List

The Root Port Model TPI tasks include these tasks, which are further defined in these tables.

- [Table 6-2](#page-250-0), [Test Setup Tasks](#page-250-0)
- [Table 6-3](#page-250-1), [TLP Tasks](#page-250-1)
- [Table 6-4](#page-254-0), [BAR Initialization Tasks](#page-254-0)
- [Table 6-5](#page-254-1), [Example PIO Design Tasks](#page-254-1)
- [Table 6-6](#page-256-0), [Expectation Tasks](#page-256-0)

Table 6-2: **Test Setup Tasks**

Table 6-3: **TLP Tasks**

Table 6-3: **TLP Tasks** *(Cont'd)*

Table 6-3: **TLP Tasks** *(Cont'd)*

Table 6-3: **TLP Tasks** *(Cont'd)*

Table 6-4: **BAR Initialization Tasks**

Table 6-5: **Example PIO Design Tasks**

Table 6-5: **Example PIO Design Tasks** *(Cont'd)*

Table 6-6: **Expectation Tasks**

Table 6-6: **Expectation Tasks** *(Cont'd)*

Endpoint Model Test Bench for Root Port

The Endpoint model test bench for the core in Root Port configuration is a simple example test bench that connects the Configurator example design and the PCI Express Endpoint model allowing the two to operate like two devices in a physical system. As the Configurator example design consists of logic that initializes itself and generates and consumes bus traffic, the example test bench only implements logic to monitor the operation of the system and terminate the simulation.

The Endpoint model test bench consists of:

- Verilog or VHDL source code for all Endpoint model components
- PIO slave design

[Figure 6-1](#page-245-0) illustrates the Endpoint model coupled with the Configurator example design.

Architecture

The Endpoint model consists of these blocks:

- PCI Express Endpoint (the core in Endpoint configuration) model.
- PIO slave design, consisting of:
	- PIO_RX_ENGINE
	- PIO_TX_ENGINE
	- PIO EP MEM
	- PIO TO CTRL

The PIO_RX_ENGINE and PIO_TX_ENGINE blocks interface with the ep block for reception and transmission of TLPs from/to the Root Port Design Under Test (DUT). The Root Port DUT consists of the core configured as a Root Port and the Configurator Example Design, which consists of a Configurator block and a PIO Master design, or customer design.

The PIO slave design is described in detail in [Programmed Input/Output: Endpoint Example](#page-223-0) [Design](#page-223-0).

Simulating the Design

A simulation script file, s imulate $mti.do$, is provided with the model to facilitate simulation with the Mentor Graphics QuestaSim simulator.

The example simulation script files are located in this directory:

<project_dir>/<component_name>/simulation/functional

Instructions for simulating the Configurator example design with the Endpoint model are provided in [Simulation in Chapter 4](#page-217-0).

Note: For Cadence IES users, the work construct must be manually inserted into the cds. lib file:

DEFINE WORK WORK.

Scaled Simulation Timeouts

The simulation model of the core uses scaled down times during link training to allow for the link to train in a reasonable amount of time during simulation. According to the *PCI Express Specification, rev. 3.0* [\[Ref 2\],](#page-321-0) there are various timeouts associated with the link training and status state machine (LTSSM) states. The core scales these timeouts by a factor of 256 in simulation, except in the Recovery Speed_1 LTSSM state, where the timeouts are not scaled.

Waveform Dumping

For information on simulator waveform dumping, see the *Vivado Design Suite User Guide: Logic Simulation (UG900)* [\[Ref 13\]](#page-321-1).

Output Logging

The test bench outputs messages, captured in the simulation log, indicating the time at which these occur:

- user_reset deasserted
- user_lnk_up asserted
- cfg_done asserted by the Configurator
- pio_test_finished asserted by the PIO Master
- Simulation Timeout (if pio_test_finished or pio_test_failed never asserted)

Appendix A

Migrating and Upgrading

This appendix contains information about upgrading to a more recent version of the IP core.

Migrating to the Vivado Design Suite

For information on migrating to the Vivado Design Suite, see *ISE to Vivado Design Suite Migration Methodology Guide (*UG911) [\[Ref 14\].](#page-321-2)

Upgrading in the Vivado Design Suite

This section provides information about any changes to the user logic or port designations that take place when you upgrade to a more current version of this IP core in the Vivado Design Suite.

Parameter Changes

[Table A-1](#page-260-0) shows the changes to parameters in the current version of the core.

| User Parameter name | Display Name | New/Change/ Removed | Details | Default Value |
|--------------------------|-----------------------------|------------------------|---|-------------------------|
| Message_Signal_Interrupt | Message Signal Interrupt | Removed | Indicates the type of message signal interruption selection | MSI |
| RX DETECT | Receiver Detect | New | Indicates the type of receiver detect, either default or falling edge | Default |

Table A-1: **Parameter Changes**

Table A-1: **Parameter Changes** *(Cont'd)*

Port Changes

There are no changes to the ports this release.

Migrating From a 7 Series Gen2 Core to UltraScale Architecture-Based Gen3 Core

This section provides guidance for users migrating from the 7 series Gen2 core to the UltraScale™ architecture-based Gen3 core.

Note: The 7 Series Gen3 core interface is the same as that of the UltraScale architecture-based Gen3 core.

In the 7 series Gen2 core, the AXI4-Stream (and TRN) payload byte ordering matches that of the PCIe bus, because the user application is responsible for the formation of the PCIe packets. However, in the UltraScale architecture-based Gen3 v3.1 core, the byte ordering of the payload (after the descriptor) is endian compliant with the AXI4-Stream protocol.

[Figure 1-1](#page-5-0) shows the AXI4-Stream TX and RX interfaces.

PCIe 3.1 AXI4 ST Enhanced Interface

Completer Request (CQ) Interface

Table A-2: **Signal mapping of AXI-4 ST Basic Receive Interface to AXI4-ST Enhanced CQ Interface**

m_axis_rx_tstrb (64-Bit Interface Only)

[Table A-3](#page-262-1) shows the CR Interface signals used to generate the m_axis_rx_tstrb signal bus.

Table A-3: **CR Interface Signals for m_axis_rx_tstrb**

m_axis_rx_tuser

[Table A-4](#page-262-2) shows the CR Interface signals used to generate the m_axis_rx_tuser signal bus.

Table A-4: **CR Interface Signals for m_axis_rx_tuser**

| AXI4-Stream (Basic) Receive Interface Name | Mnemonic | AXI4-Stream (Enhanced) CQ Interface Name | Mnemonic | Notes |
|---|-----------------|---|-------------|-------------------------|
| m_axis_rx_tuser[0] | rx ecrc err | m_axis_cq_tuser[41] | Discontinue | Not exact equivalent |
| m_axis_rx_tuser[1] | rx err fwd | No equivalent signal | N/A | N/A |

Table A-4: **CR Interface Signals for m_axis_rx_tuser** *(Cont'd)*

AXI4-Stream Requester Completion (RC) Interface

Completions for requests generated by user logic are presented on the Request Completion (RC) interface.

m_axis_rx_tstrb (64-Bit Interface Only)

[Table A-6](#page-264-2) shows the Requester Completion interface signals used to generate the m_axis_rx_tstrb signal bus.

Table A-6: **RC Interface Signals for m_axis_rx_tstrb**

m_axis_rx_tuser

[Table A-7](#page-264-3) shows the Requester Completion interface signals used to generate the m_axis_rx_tuser signal bus.

Table A-7: **RC Interface Signals for m_axis_rx_tuser**

| AXI4-Stream Receive Interface Name | Mnemonic | AXI4-Stream Completer Request Interface Name | Mnemonic | Notes |
|---|---------------------|---|------------------------------------|---|
| m_axis_rx_tuser[0] | rx ecrc err | m_axis_rc_tuser[41] | Discontinue | Not exact equivalent |
| m_axis_rx_tuser[1] | rx_err_fwd | m_axis_rx_tdata[46] | Poisoned completion | Valid only when Descriptor is present on the data bus (is_sof0/ $is_soft1=1$). |
| m_axis_rx_tuser[9:2] | rx_bar_hit[7:0] | N/A (Refer to CQ interface) | N/A | N/A |
| m_axis_rx_tuser[14:10] $(128-bit only)$ | $rx_is_sof[4:0]$ | m_axis_rc_tuser[32] m_axis_rc_tuser[33] (only for 256-bit straddle) | is_sof_0 is_sof_1 | • 256-bit RC interface provides straddling option. If enabled, the core can straddle two completion TLPs in the same beat. • is_sof_1 is used only when straddling is enabled for 256-bit interface. |
| m_axis_rx_tuser[21:17] $(128-bit only)$ | rx is eof $[4:0]$ | m_axis_rc_tuser[37:34] m_axis_rx_tuser[41:38] (only for 256-bit straddle) | $Is_eof_0[3:0]$ $Is_eof_1[3:0]$ | is_eof_1 is used only when straddling is enabled for 256-bit interface. |
| No equivalent signal | | m_axis_rc_tuser[74:43] | Parity | |

AXI4-Stream (Enhanced) Completer Completion Interface

s_axis_tx_tstrb

Use s_axis_cc_tkeep with Byte Count Descriptor (s_axis_cc_tdata[28:16]) to indicate the byte enables for the last Dword of the payload.

[Table A-9](#page-265-1) shows the mapping between s_axis_cc_tkeep from the Completer Completion interface and the s_axis_tx_tstrb signal bus from the AXI4-Stream (Basic) Transmit interface when tlast is not asserted.

| Interface Width | s_axis_tx_tstrb | s_axis_cc_tkeep |
|------------------------|-----------------|-----------------|
| 64 | 0x0F | 0x1 |
| | 0xFF | 0x3 |
| 128 | 0x0F | 0x1 |
| | 0xFF | 0x3 |
| | 0xFFF | 0x7 |
| | OxFFFF | 0xF |

Table A-9: **Mapping Between s_axis_cc_tkeep and s_axis_tx_tstrb**

s_axis_tx_tuser

[Table A-10](#page-266-1) shows the mapping between s_axis_cc_tuser from the Completer Completion interface and the s_axis_tx_tuser signal bus from the AXI4-Stream (Basic) Transmit interface.

| AXI4-Stream (Basic) Receive Interface Name | Mnemonic | AXI4-Stream (Enhanced) Completer Request Interface Name | Mnemonic | Notes |
|--|-----------------|--|------------------------|-------------------------|
| s_axis_tx_tuser[0] | tx ecrc gen | s_axis_cc_tdata[95] | Force ECRC | Same functionality |
| s_axis_tx_tuser[1] | tx err fwd | s_axis_cc_tdata[46] | Poisoned completion | Same functionality |
| s_axis_tx_tuser[2] | tx str | NA | NA | No equivalent signal |
| s_axis_tx_tuser[2] | t_src_dsc | s_axis_cc_tuser[0] | Discontinue | Same functionality |

Table A-10: **Mapping Between s_axis_cc_tkeep and s_axis_tx_tstrb**

AXI4-Stream Requester Request Interface

s_axis_tx_tstrb

[Table A-12](#page-267-1) shows the Requester Request interface signals used to generate the s_axis_tx_tstrb signal bus.

Table A-12: **Requester Request Interface Signals for m_axis_rx_tuser**

| AXI4-Stream Requester (Enhanced) Request Interface Name | Mnemonic |
|---|------------------|
| s_axis_rq_tkeep | |
| s_axis_rq_tuser[3:0] | first be $[3:0]$ |
| s_axis_rq_tuser[7:4] | $last_be [3:0]$ |

[Table A-13](#page-267-2) shows the mapping between s_axis_cc_tkeep from the Completer Completion interface and the s_axis_tx_tstrb signal bus from the AXI-Stream (Basic) Transmit interface when tlast is not asserted.

Table A-13: **Mapping Between s_axis_cc_tkeep and s_axis_tx_tstrb**

| Interface Width s_axis_tx_tstrb | | s_axis_rq_tkeep |
|-----------------------------------|------|-----------------|
| 64 | 0x0F | 0x1 |
| | 0xFF | 0x3 |

s_axis_tx_tuser

[Table A-14](#page-268-2) shows the mapping between s_axis_rq_tuser from Requester Request interface and s_axis_tx_tuser signal bus from the AXI-Stream (Basic) Transmit interface.

Table A-14: **Mapping between s_axis_rq_tuser and s_axis_tx_tuser**

| AXI4-Stream (Basic) Receive Interface Name | Mnemonic | AXI4-Stream (Enhanced) Requester Request Interface Name | Mnemonic | Comments |
|---|-----------------|--|---------------------|-----------------------------|
| s_axis_tx_tuser[0] | tx ecrc gen | s_axis_rq_tdata[127] | Force ECRC | Same Functionality |
| s_axis_tx_tuser[1] | tx err fwd | s_axis_rq_tdata[79] | Poisoned request | Same Functionality |
| s axis tx tuser[2] | tx str | NA | NA | No. Equivalent Signal |
| s_axis_tx_tuser[2] | t_src_dsc | s axis rg tuser[11] | discontinue | Same Functionality |

tx_buf_av

The buffer availability has been split into three individual signals for the AXI4-Stream (Enhanced) Requester Request interface.

- pcie_tfc_nph_av indicates the currently available header credit for non-posted TLPs on the transmit side of the core.
- pcie_tfc_npd_av indicates the currently available payload credit for non-posted TLPs on the transmit side of the core.
- pcie_rq_tag_av indicates the currently available header credit for non-posted TLPs on the transmit side of the core.

Other Interfaces

[Table A-15](#page-269-0) describes additional interfaces provided by the core.

Table A-15: **Additional Interfaces Provided by the Core**

Package Migration of UltraScale Architecture PCI Express Designs

The UltraScale architecture offers many devices that share the same package footprint. This migration path allows you to switch between devices to accommodate changes in design size or the need for specific additional functionality, such as moving from Virtex® to Kintex® devices when additional DSP blocks are needed.

While most PCI Express configurations can easily migrate in a package, there are some designs and settings where migration of a specific PCI Express implementation might not be possible. This section walks you through how to create PCI Express designs that can be migrated across the desired parts, and identifies migration pin outs that cannot be migrated.

For details on pin migration as a whole for the UltraScale family, see *UltraScale Architecture* PCB Design: Advance Specification User Guide (UG583) [\[Ref 7\]](#page-321-3).

Placement Rules

The UltraScale Architecture Gen3 Integrated Block for PCIe solution delivered from the Vivado IP catalog has certain placement restrictions to ensure that your design will close timing. Following are two of the rules that impact the ability of the PCI Express solution to migrate across packages.

- **Rule #1** Lane 0 of the PCIe Interface is limited to the GTH quad one clock region above, in the same clock region or one clock region below the PCI Express hard block. When eight PCI Express lanes are used, the GTH quads must be in adjacent quads.
- **Rule #2** The integrated block for PCIe and the GTH transceivers that are connected together must reside on the same Super Logic Region (SLR).

These two rules are explained in further detail in the following sections.

GTH Location

With each PCI Express core generated from the Vivado IDE, Xilinx provides recommended locations of the GTH for the specified PCI Express block. While you can change the GTH locations, Xilinx cannot guarantee that timing closure will be possible with these alternative locations.

Starting with the Vivado 2014.3 software release, you have more flexibility to choose the GT locations used in a design. You can choose:

• The PCIe block and GTH quad location in which lane 0 is placed.

The location of the GT quad, which can be one clock region above the PCIe block, in the same region as the PCIe block, or one clock region below the PCIe block.

After the quad location is chosen, the remaining GTH locations are constrained based on the link width selected. Note that SLR boundaries and non-bonded out GTs affect which GTHs are available. When a x8 link width is selected, both GTH quads used must be adjacent to each other.

[Figure A-1](#page-271-0) show how lanes are distributed for each initial GTH quad locations for a x8 PCIe link width.

Figure A-1: **GTH Quad Locations**

Stacked Silicon Interconnect (SSI) Devices

When SSI devices are used, the PCI Express hard block and the GTH quads connected to the PCIe hard block must be on the same Super Logic Region (SLR).

[Figure A-2](#page-272-0) shows the XCVU125 device in an A2377 package. Notice that the integrated block for PCIe located at location Y2 cannot select the GTH at bank 228, because an SLR boundary would be crossed.

Gen3 Integrated Block for PCIe v4.1 WWW.xilinx.com **Cond Foodback** 273 PG156 January 29, 2016

Creating a Migration Plan for PCI Express

Keeping placement rules in mind, you can make a PCI Express package migration plan as follows:

- 1. Choose a part and package to which you want to migrate, such as parts for the D1517 package, as in the example in [Figure A-3](#page-274-0).
- 2. Choose the PCI Express link width that is desired.
- 3. Evaluate how the GTH location for that PCI Express location will migrate.
- 4. Look for possible issues crossing SLR boundaries or for transceivers that are not bonded out.

For instance, choosing PCIe location Y2 in the XCVU095 with the GTH location of 229 that is eight lanes wide cannot migrate to the XCVU125. This is because the SLR boundary crossing rule would be violated. See [Figure A-3.](#page-274-0)

For this example, the GT quad one clock region above the integrated block for PCIe at Y2 can be selected for an X8 design and can migrate across these two parts.

Figure A-3: **Migration Example**

5. It might be necessary to recompile the IP to generate new location constraints in some cases. To accomplish this in the Vivado IDE, update the PCI Express location in the IP settings, and then generate the core.

Migrating Tandem Configuration

Migrating Tandem Configuration designs across different parts in the same package is straight forward. Be sure that the PCI Express block that supports Tandem PCIe is selected.

IMPORTANT: *Tandem PCIe is only supported for one PCIe hard block per device.*

For a list of PCI Express block locations and dedicated reset pin locations that support Tandem, see [Table 3-2](#page-77-0) and [Table 3-3.](#page-91-0)

Appendix B

GT Locations

This appendix provides a list of recommended GT locations for this IP core.

The FPGA package pins are derived directly from the GT locations listed in the [Table B-1](#page-276-0) and [Table B-2.](#page-293-0) The specific package pins are not listed in this guide because they can change between device packages. From the Vivado Device view, use the following commands to print out the FPGA package pins and their associated function for a specific GT location:

foreach pin [get_package_pins -of_objects [get_sites GTHE3_CHANNEL_<location>]] {puts "Pin \$pin: function [get_property PIN_FUNC \$pin]"}

For more information about other selectable locations, see [Package Migration of UltraScale](#page-270-0) [Architecture PCI Express Designs in Appendix A.](#page-270-0)

Kintex UltraScale Device GT Locations

[Table B-1](#page-276-0) provides a list of the recommended Kintex® UltraScale™ device GT locations.

| Package | Device | PCIe Blocks | Lane | x1 | x2 | х4 | x8 |
|----------------------------|---------------|--------------------|-------------------|-------------------|-------------------|-------------------------------|-------------------------------|
| FFVA1156 XCKU025 | | | Lane0 | X ₀ Y7 | X ₀ Y7 | X ₀ Y7 | X0Y7 |
| | | | Lane1 | | X0Y6 | X ₀ Y ₆ | X0Y6 |
| | | | Lane2 | | | X ₀ Y ₅ | X ₀ Y ₅ |
| | | | Lane3 | | | X0Y4 | X0Y4 |
| | | X0Y0 | Lane4 | | | | X ₀ Y ₃ |
| | | | Lane ₅ | | | | X ₀ Y ₂ |
| | | | Lane6 | | | | X ₀ Y ₁ |
| | | | Lane7 | | | | X0Y0 |

Table B-1: **Kintex UltraScale Device GT Locations**

Table B-1: **Kintex UltraScale Device GT Locations** *(Cont'd)*

Table B-1: **Kintex UltraScale Device GT Locations** *(Cont'd)*

Table B-1: **Kintex UltraScale Device GT Locations** *(Cont'd)*

Notes:

1. x8 link width is not supported when the static GT locations are used. However, you can enable GT selection mode (using the **Enable GT Quad Selection** Advanced mode option) and then select x8 link width for these PCIe blocks. For details, see [Package Migration of UltraScale Architecture PCI Express Designs.](#page-270-0)

Virtex UltraScale Device GT Locations

[Table B-2](#page-293-0) provides a list of recommended Virtex® UltraScale device GT locations.

| Package | Device | PCIe Blocks | Lane | x1 | x2 | x4 | x8 |
|-----------------|-------------------------------|--------------------|-------------------|-------|-------|-------------------------------|-------------------------------|
| FFVC1517 | XCVU065 XCVU080 XCVU095 | X0Y0 | Lane0 | X0Y7 | X0Y7 | X0Y7 | X0Y7 |
| | | | Lane1 | | X0Y6 | X0Y6 | X0Y6 |
| | | | Lane2 | | | X ₀ Y ₅ | X ₀ Y ₅ |
| | | | Lane3 | | | X0Y4 | X0Y4 |
| | | | Lane4 | | | | XOY3 |
| | | | Lane5 | | | | X0Y2 |
| | | | Lane6 | | | | X0Y1 |
| | | | Lane7 | | | | X0Y0 |
| | | X0Y1 | Lane ₀ | X0Y15 | X0Y15 | X0Y15 | X0Y15 |
| | | | Lane1 | | X0Y14 | X0Y14 | X0Y14 |
| | | | Lane2 | | | X0Y13 | X0Y13 |
| | | | Lane3 | | | X0Y12 | X0Y12 |
| | | | Lane4 | | | | X0Y11 |
| | | | Lane5 | | | | X0Y10 |
| | | | Lane6 | | | | X0Y9 |
| | | | Lane7 | | | | X0Y8 |
| | XCVU080 XCVU095 | X0Y2 | Lane ₀ | X0Y19 | X0Y19 | X0Y19 | Not supported |
| | | | Lane1 | | X0Y18 | X0Y18 | |
| | | | Lane2 | | | X0Y17 | |
| | | | Lane3 | | | X0Y16 | |
| FFVA2104 | XCVU080 XCVU095 | X0Y0 | Lane0 | X0Y7 | X0Y7 | X0Y7 | X0Y7 |
| | | | Lane1 | | X0Y6 | X0Y6 | X0Y6 |
| | | | Lane2 | | | X0Y5 | XOY5 |
| | | | Lane3 | | | X0Y4 | X0Y4 |
| | | | Lane4 | | | | XOY3 |
| | | | Lane5 | | | | X ₀ Y ₂ |
| | | | Lane ₆ | | | | X0Y1 |
| | | | Lane7 | | | | X0Y0 |

Table B-2: **Virtex UltraScale Device GT Locations**

Notes:

1. x8 link width is not supported when the static GT locations are used. However, you can enable GT selection mode (using the **Enable GT Quad Selection** Advanced mode option) and then select x8 link width for these PCIe blocks. For details, see [Package Migration of UltraScale Architecture PCI Express Designs.](#page-270-0)

Appendix C

Managing Receive-Buffer Space for Inbound Completions

The *PCI Express® Base Specification* [\[Ref 2\]](#page-321-0) requires all Endpoints to advertise infinite Flow Control credits for received Completions to their link partners. This means that an Endpoint must only transmit Non-Posted Requests for which it has space to accept Completion responses. This appendix describes how a user application can manage the receive-buffer space in the UltraScale Architecture Gen3 Integrated Block for PCIe core to fulfill this requirement.

General Considerations and Concepts

Completion Space

[Table C-1](#page-309-0) defines the completion space reserved in the receive buffer by the core. The values differ depending on the different Capability Max Payload Size settings of the core and the performance level that you selected. Values are credits, expressed in decimal.

Maximum Request Size

A Memory Read cannot request more than the value stated in Max_Request_Size, which is given by Configuration bits cfg_dcommand $[14:12]$ as defined in [Table C-2](#page-310-0). If the user application does not read the Max_Request_Size value, it must use the default value of 128 bytes.

Table C-2: **Max_Request_Size Settings**

Read Completion Boundary

A memory read can be answered with multiple completions, which when put together return all requested data. To make room for packet-header overhead, the user application must allocate enough space for the maximum number of completions that might be returned.

To make this process easier, the *PCI Express Base Specification* quantizes the length of all completion packets such that each completion must start and end on a naturally aligned read completion boundary (RCB), unless, it services the starting or ending address of the original request. Requests which cross the address boundaries at integer multiples of RCB bytes can be completed using more than one completion, but the returned data must not be fragmented except along the following address boundaries:

- The first completion must start with the address specified in the request, and must end at one of the following:
	- The address specified in the request plus the length specified by the request (for example, the entire request).
	- An address boundary between the start and end of the request at an integer multiple of RCB bytes.
- The final completion must end with the address specified in the request plus the length specified by the request.
- All completions between, but not including, the first and final completions must be an integer multiple of RCB bytes in length.

The programmed value of RCB is provided on $cfg_reb_status[1:0]$. Here cfg_rcb_status[0] and cfg_rcb_status[1] are associated with physical functions 0 and 1 respectively (Per Function Link Control register [3]). If the user application does not read the RCB value, it must use the default value of 64 bytes.

| cfg_rcb_status[0] or | Read Completion Boundary | | | | | |
|----------------------|---------------------------------|-----------|----|----------------|--|--|
| cfg_rcb_status[1] | Bytes | DW | ΟW | Credits | | |
| | 64 | | | | | |
| | 128 | | 16 | | | |

Table C-3: **Read Completion Boundary Settings**

When calculating the number of completion credits a non-posted request requires, you must determine how many RCB-bounded blocks the completion response might be required, which is the same as the number of completion header credits required.

Important Note For High Performance Applications

While a programmed RCB value can be used by the user application to compute the maximum number of completions returned for a request, most high performance memory controllers have the optional feature to combine RCB-sized completions in response to large read requests (read lengths multiples of RCB value), into completions that are at or near the programmed Max_Payload_Size value for the link. You are encouraged to take advantage of this feature, if supported, by a memory controller on the host CPU. Data exchange based on completions that are integer multiples (>1) of RCB value results in greater PCI Express interface utilization and payload efficiency, as well as, more efficient use of completion space in the Endpoint receiver.

Methods of Managing Completion Space

A user application can choose one of five methods to manage receive-buffer completion space, as listed in [Table C-4.](#page-311-0) For convenience, this discussion refers to these methods as LIMIT_FC, PACKET_FC, RCB_FC, and DATA_FC. Each method has advantages and disadvantages that you need to consider when developing the user application.

| Method | Description | Advantage | Disadvantage |
|---------------|---|---|---|
| LIMIT FC | Limit the total number of outstanding NP Requests | Simplest method to implement in user logic | Much Completion capacity goes unused |
| PACKET FC | Track the number of outstanding CplH and CplD credits; allocate and deallocate on a per-packet basis | Relatively simple user logic; finer allocation granularity means less wasted capacity than LIMIT FC | As with LIMIT FC, credits for an NP are still tied up until the request is completely satisfied |

Table C-4: **Managing Receive Completion Space Methods**

LIMIT_FC Method

The LIMIT_FC method is the simplest to implement. The user application assesses the maximum number of outstanding Non-Posted Requests allowed at one time, MAX_NP. To calculate this value, perform these steps:

1. Determine the number of CplH credits required by a Max_Request_Size packet:

Max_Header_Count = ceiling(Max_Request_Size / RCB)

2. Determine the greatest number of maximum-sized completions supported by the CplD credit pool:

Max_Packet_Count_CplD = floor(CplD / Max_Request_Size)

3. Determine the greatest number of maximum-sized completions supported by the CplH credit pool:

Max_Packet_Count_CplH = floor(CplH / Max_Header_Count)

4. Use the *smaller* of the two quantities from steps 2 and 3 to obtain the maximum number of outstanding Non-Posted requests:

MAX_NP = min(Max_Packet_Count_CplH, Max_Packet_Count_CplD)

With knowledge of MAX_NP, the user application can load a register NP_PENDING with zero at reset and make sure it always stays with the range 0 to MAX_NP. When a non-posted request is transmitted, NP_PENDING decreases by one. When *all* completions for an outstanding non-posted request are received, NP_PENDING increases by one.

For example:

- Max Request Size = 128B
- \cdot RCB = 64B
- CplH = 64
- $CpID = 15,872B$

- Max Header Count = 2
- Max_Packet_Count_CplD = 124
- Max_Packet_Count_CplH = 32
- MAX $NP = 32$

Although this method is the simplest to implement, it can waste the greatest receiver space because an entire Max_Request_Size block of completion credit is allocated for each non-posted request, regardless of actual request size. The amount of waste becomes greater when the user application issues a larger proportion of short memory reads (on the order of a single DWORD), I/O reads and I/O writes.

PACKET_FC Method

The PACKET_FC method allocates blocks of credit in finer granularities than LIMIT_FC, using the receive completion space more efficiently with a small increase in user logic.

Start with two registers, CPLH_PENDING and CPLD_PENDING, (loaded with zero at reset), and then perform these steps:

1. When the user application needs to send an NP request, determine the potential number of CplH and CplD credits it might require:

NP_CplH = ceiling[((Start_Address mod RCB) + Request_Size) / RCB]

NP_CplD = ceiling[((Start_Address mod 16 bytes) + Request_Size) /16 bytes] (except I/O Write, which returns zero data) [(req_size + 15)/16]

The modulo and ceiling functions ensure that any fractional RCB or credit blocks are rounded up. For example, if a memory read requests 8 bytes of data from address 7Ch, the returned data can potentially be returned over two completion packets (7Ch-7Fh, followed by 80h-83h). This would require two RCB blocks and two data credits.

2. Check these:

CPLH_PENDING + NP_CplH < Total_CplH

CPLD_PENDING + NP_CplD < Total_CplD

- 3. If both inequalities are true, transmit the non-posted request, and increase CPLH_PENDING by NP_CplH and CPLD_PENDING by NP_CplD. For each non-posted request transmitted, keep NP_CplH and NP_CplD for later use.
- 4. When all completion data is returned for an non-posted request, decrease CPLH_PENDING and CPLD_PENDING accordingly.

This method is less wasteful than LIMIT FC but still ties up all of an non-posted request completion space until the *entire* request is satisfied. RCB_FC and DATA_FC provide finer de-allocation granularity at the expense of more logic.

RCB_FC Method

The RCB_FC method allocates and de-allocates blocks of credit in RCB granularity. Credit is freed on a per-RCB basis.

As with PACKET_FC, start with two registers, CPLH_PENDING and CPLD_PENDING (loaded with zero at reset).

1. Calculate the number of data credits per RCB:

CpID PER $RCB = RCB / 16$ bytes

2. When the user application needs to send an non-posted request, determine the potential number of CplH credits it might require. Use this to allocate CplD credits with RCB granularity:

 NP CplH = ceiling[((Start Address mod RCB) + Request Size) / RCB]

NP_CplD = NP_CplH × CplD_PER_RCB

3. Check these:

CPLH_PENDING + NP_CplH < Total_CplH

CPLD_PENDING + NP_CplD < Total_CplD

- 4. If both inequalities are true, transmit the non-posted request, increase CPLH_PENDING by NP_CplH and CPLD_PENDING by NP_CplD.
- 5. At the start of each incoming completion, or when that completion begins at or crosses an RCB without ending at that RCB, decrease CPLH_PENDING by 1 and CPLD_PENDING by CpID_PER_RCB. Any completion could cross more than one RCB. The number of RCB crossings can be calculated by:

RCB_CROSSED = ceiling[((Lower_Address mod RCB) + Length) / RCB]

Lower Address and Length are fields that can be parsed from the Completion header. Alternatively, you can load a register CUR_ADDR with Lower_Address at the start of each incoming completion, increment per DW or QW as appropriate, then count an RCB whenever CUR ADDR rolls over.

This method is less wasteful than PACKET_FC but still gives an RCB granularity. If a user application transmits I/O requests, the user application could adopt a policy of only allocating one CplD credit for each I/O read and zero CplD credits for each I/O write. The

user application would have to match each tag for incoming completions with the type (Memory Write, I/O Read, I/O Write) of the original non-posted request.

DATA_FC Method

The DATA_FC method provides the finest allocation granularity at the expense of logic.

As with PACKET_FC and RCB_FC, start with two registers, CPLH_PENDING and CPLD_PENDING (loaded with zero at reset).

1. When the user application needs to send an non-posted request, determine the potential number of CplH and CplD credits it might require:

NP_CplH = ceiling[((Start_Address mod RCB) + Request_Size) / RCB]

NP_CplD = ceiling[((Start_Address mod 16 bytes) + Request_Size) / 16 bytes] (except I/O Write, which returns zero data)

2. Check these:

CPLH_PENDING + NP_CplH \leq Total_CplH

CPLD_PENDING + NP_CplD < Total_CplD

- 3. If both inequalities are true, transmit the non-posted request, increase CPLH_PENDING by NP_CplH and CPLD_PENDING by NP_CplD.
- 4. At the start of each incoming completion, or when that completion begins at or crosses an RCB without ending at that RCB, decrease CPLH_PENDING by 1. The number of RCB crossings can be calculated by:

RCB_CROSSED = ceiling[((Lower_Address mod RCB) + Length) / RCB]

Lower_Address and Length are fields that can be parsed from the completion header. Alternatively, you can load a register CUR_ADDR with Lower_Address at the start of each incoming completion, increment per DW or QW as appropriate, then count an RCB whenever CUR ADDR rolls over.

5. At the start of each incoming completion, or when that completion begins at or crosses at a naturally aligned credit boundary, decrease CPLD_PENDING by 1. The number of credit-boundary crossings is given by:

DATA CROSSED = ceiling[((Lower Address mod 16 B) + Length) / 16 B]

Alternatively, you can load a register CUR_ADDR with Lower_Address at the start of each incoming completion, increment per DW or QW as appropriate, then count an RCB whenever CUR_ADDR rolls over each 16-byte address boundary.

This method is the least wasteful but requires the greatest amount of user logic. If even finer granularity is desired, you can scale the Total_CplD value by 2 or 4 to get the number of completion QWORDs or DWORDs, respectively, and adjust the data calculations accordingly.

Appendix D

Debugging

This appendix includes details about resources available on the Xilinx Support website and debugging tools.

Finding Help on Xilinx.com

To help in the design and debug process when using the UltraScale Architecture Gen3 Integrated Block for PCIe, the [Xilinx Support web page](http://www.xilinx.com/support) contains key resources such as product documentation, release notes, answer records, information about known issues, and links for obtaining further product support.

Documentation

This product guide is the main document associated with the UltraScale FPGA Gen3 Integrated Block for PCIe. This guide, along with documentation related to all products that aid in the design process, can be found on the [Xilinx Support web page](http://www.xilinx.com/support) or by using the Xilinx® Documentation Navigator.

Download the Xilinx Documentation Navigator from the [Downloads page](http://www.xilinx.com/support/download.html). For more information about this tool and the features available, open the online help after installation.

Answer Records

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that users have access to the most accurate information available.

Answer Records for this core can be located by using the Search Support box on the main [Xilinx support web page.](http://www.xilinx.com/support) To maximize your search results, use proper keywords such as

- Product name
- Tool message(s)
- Summary of the issue encountered

THE

A filter search is available after results are returned to further target the results.

Master Answer Record for the UltraScale FPGA Gen3 Integrated Block for PCIe

AR: [57945](http://www.xilinx.com/support/answers/57945.htm)

Technical Support

Xilinx provides technical support in the [Xilinx Support web page](http://www.xilinx.com/support) for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support if you do any of the following:

- Implement the solution in devices that are not defined in the documentation.
- Customize the solution beyond that allowed in the product documentation.
- Change any section of the design labeled DO NOT MODIFY.

To contact Xilinx Technical Support, navigate to the [Xilinx Support web page](http://www.xilinx.com/support).

Hardware Debug

Transceiver Control and Status Ports

[Table D-1](#page-318-0) describes the ports used to debug transceiver related issues.

IMPORTANT: *The ports in the Transceiver Control And Status Interface must be driven in accordance with the appropriate GT user guide. Using the input signals listed in [Table D-1](#page-318-0) may result in unpredictable behavior of the IP core.*

Table D-1: **Ports Used for Transceiver Debug** *(Cont'd)*

Appendix E

Additional Resources and Legal Notices

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see [Xilinx](http://www.xilinx.com/support) [Support](http://www.xilinx.com/support).

References

These documents provide supplemental material useful with this product guide:

- 1. *[AMBA AXI4-Stream Protocol Specification](http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ihi0051a/index.html)*
- 2. PCI-SIG Documentation (www.pcisig.com/specifications)
- 3. *Virtex-7 FPGA Integrated Block for PCI Express Product Guide* ([PG023\)](http://www.xilinx.com/cgi-bin/docs/ipdoc?c=pcie3_7x;v=latest;d=pg023_v7_pcie_gen3.pdf)
- *4. [UltraScale Architecture Configuration User Guide \(](http://www.xilinx.com/support/documentation/user_guides/ug570-ultrascale-configuration.pdf)*UG570*)*
- 5. *Kintex UltraScale Architecture Data Sheet: DC and AC Switching Characteristics* ([DS892](http://www.xilinx.com/support/documentation/data_sheets/ds892-kintex-ultrascale-data-sheet.pdf))
- 6. *Virtex UltraScale Architecture Data Sheet: DC and AC Switching Characteristics* ([DS893](http://www.xilinx.com/support/documentation/data_sheets/ds893-virtex-ultrascale-data-sheet.pdf))
- 7. *UltraScale Architecture PCB Design: Advance Specification User Guide (*[UG583](http://www.xilinx.com/support/documentation/user_guides/ug583-ultrascale-pcb-design.pdf)*)*
- 8. *UltraScale Architecture GTH Transceivers User Guide* [\(UG576\)](http://www.xilinx.com/support/documentation/user_guides/ug576-ultrascale-gth-transceivers.pdf)
- 9. *Vivado Design Suite User Guide: Designing with IP* [\(UG896\)](http://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug896-vivado-ip.pdf)
- 10. *Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator* ([UG994](http://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug994-vivado-ip-subsystems.pdf))
- 11. *Vivado Design Suite User Guide: Getting Started* ([UG910\)](http://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug910-vivado-getting-started.pdf)
- 12. *Vivado Design Suite User Guide: Using Constraints* ([UG903](http://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug903-vivado-using-constraints.pdf))
- 13. *Vivado Design Suite User Guide: Logic Simulation* ([UG900](http://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug900-vivado-logic-simulation.pdf))
- 14. *ISE to Vivado Design Suite Migration Methodology Guide (*[UG911](http://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug911-vivado-migration.pdf))
- 15. *Vivado Design Suite User Guide: Programming and Debugging* ([UG908](http://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug908-vivado-programming-debugging.pdf))
- 16. [ATX Power Supply Design Guide](http://www.formfactors.org/developer/specs/ATX12V_PSDG_2_2_public_br2.pdf)

17. *PIPE Mode Simulation Using Integrated Endpoint PCI Express Block in Gen2 x8 and Gen3 x8 Configurations* [\(XAPP1184\)](http://www.xilinx.com/support/documentation/application_notes/xapp1184-PIPE-mode-PCIe.pdf)

Revision History

The following table shows the revision history for this document.

Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at [http://www.xilinx.com/legal.htm#tos;](http://www.xilinx.com/legal.htm#tos) IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at [http://www.xilinx.com/legal.htm#tos.](http://www.xilinx.com/legal.htm#tos)

© Copyright 2013–2016 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

This document contains preliminary information and is subject to change without notice. Information provided herein relates to products and/or services not yet available for sale, and provided solely for information purposes and are not intended, or to be construed, as an offer for sale or an attempted commercialization of the products and/or services referred to herein.