# **Interleaver/ De-Interleaver v8.0**

# *LogiCORE IP Product Guide*

**Vivado Design Suite**

**PG049 February 4, 2021**





# Table of Contents

#### **[IP Facts](#page-3-0)**









## **IP Facts**



# **Introduction**

The interleaver/de-interleaver core is appropriate for any application that requires data to be rearranged in an interleaved fashion, including many popular communications standards such as CDMA2000 and DVB Terrestrial (T), Cable (C), and Satellite (S).

The multiple configuration mode is particularly useful for standards that require swapping between several convolutional interleavers, for example, ITU J.83 Annex B.

# **Features**

- High-speed compact symbol interleaver/ de-interleaver with AXI4-Stream interfaces
- Supports standards such as DVB and CDMA2000
- Forney Convolutional and Rectangular Block type architectures available
- Fully synchronous design using a single clock
- Symbol size from 1 to 256 bits
- Internal or external symbol RAM
- Convolutional type features see Feature [Summary](#page-5-1)
- Rectangular Block type feature- see Feature [Summary](#page-5-1)

<span id="page-3-0"></span>

#### **Notes:**

- <span id="page-3-1"></span>1. For a complete listing of supported devices, see the Vivado IP Catalog.
- <span id="page-3-2"></span>2. For the supported versions of third-party tools, see the Xilinx Design Tools: Release Notes Guide.



# <span id="page-4-0"></span>Overview

## <span id="page-4-1"></span>**Navigating Content by Design Process**

Xilinx<sup>®</sup> documentation is organized around a set of standard design processes to help you find relevant content for your current development task. This document covers the following design processes:

- **Hardware, IP, and Platform Development:** Creating the PL IP blocks for the hardware platform, creating PL kernels, subsystem functional simulation, and evaluating the Vivado timing, resource and power closure. Also involves developing the hardware platform for system integration. Topics in this document that apply to this design process include:
	- ° [Port Descriptions](#page-24-2)
	- ° [Clocking](#page-29-4)
	- **[Resets](#page-29-5)**
	- ° [Customizing and Generating the Core](#page-46-2)

## <span id="page-4-2"></span>**Core Overview**

An interleaver is a device that rearranges the order of a sequence of input symbols. The term *symbol* is used to describe a collection of bits. In some applications, a symbol is a single bit. In others, a symbol is a bus.

The classic use of interleaving is to randomize the location of errors introduced in signal transmission. Interleaving spreads a burst of errors out so that error correction circuits have a better chance of correcting the data.

If a particular interleaver is used at the transmit end of a channel, the inverse of that interleaver must be used at the receive end to recover the original data. The inverse interleaver is referred to as a *de-interleaver*.

Two types of interleaver/de-interleavers can be generated with this core: Forney Convolutional and Rectangular Block. Although they both perform the general interleaving



function of rearranging symbols, the way in which the symbols are rearranged and their methods of operation are entirely different.

For very large interleavers, it might be preferable to store the data symbols in external memory. The core provides an option to store data symbols in internal FPGA RAM or in external RAM. This is explained in more detail in [External Symbol Memory, page 39.](#page-38-0)

### <span id="page-5-1"></span><span id="page-5-0"></span>**Feature Summary**

- High-speed compact symbol interleaver/ de-interleaver with AXI4 interfaces
- Supports many popular standards, such as DVB and CDMA2000
- Forney Convolutional and Rectangular Block type architectures available
- Fully synchronous design using a single clock
- Symbol size from 1 to 256 bits
- Internal or external symbol RAM
- Convolutional type features:
	- ° Parameterizable number of branches
	- ° Parameterizable branch lengths
	- ° Uniform and non-uniform branch length increments
	- ° Multiple configurations with on-the-fly swapping
- Rectangular Block type features:
	- ° Parameterizable, variable, or selectable numbers of rows and columns
	- ° Parameterizable or variable block size
	- ° Can change numbers of rows/columns or block size at start of each new block
	- ° Row and column permutations
	- ° Multiple permutations for selectable rows or columns
	- ° Input validity checking
- Use with Xilinx Vivado® Design Suite and Xilinx System Generator for DSP
- Available under terms of the [Xilinx Core License Agreement](https://www.xilinx.com/cgi-bin/docs/rdoc?v=14.7;d=end-user-license-agreement.pdf) (see [Licensing and](#page-6-2)  [Ordering](#page-6-2))

# $\Sigma$  XII INX

# <span id="page-6-0"></span>**Applications**

The interleaver/de-interleaver core is a general purpose core. It is commonly used in telecommunications to mitigate the effect of bursts of errors.

# <span id="page-6-1"></span>**Unsupported Features**

As the interleaver/de-interleaver core is general purpose, rather than designed for a particular standard, there are no unsupported features applicable.

# <span id="page-6-2"></span>**Licensing and Ordering**

This Xilinx LogiCORE™ IP module is provided under the terms of the [Xilinx Core License](https://www.xilinx.com/cgi-bin/docs/ipdoc?t=core+license)  [Agreement.](https://www.xilinx.com/cgi-bin/docs/ipdoc?t=core+license) The module is shipped as part of the Vivado® Design Suite. For full access to all core functionalities in simulation and in hardware, you must purchase a license for the core. To generate a full license, visit the [product licensing web page.](https://www.xilinx.com/getlicense) Evaluation licenses and hardware timeout licenses might be available for this core or subsystem. Contact your local [Xilinx sales representative](https://www.xilinx.com/about/contact.html) for information about pricing and availability.

For more information, see the Interleaver/De-Interleaver [product web page](https://www.xilinx.com/products/intellectual-property/do-di-interleav.htm).

Information about other Xilinx LogiCORE IP modules is available at the [Xilinx Intellectual](https://www.xilinx.com/products/intellectual-property.html)  [Property](https://www.xilinx.com/products/intellectual-property.html) page. For information on pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your [local Xilinx sales representative.](https://www.xilinx.com/about/contact.html)



**TIP:** *To verify that you need a license, check the "License" column of the IP Catalog. "Included" means that a license is included with the Vivado® Design Suite; "Purchase" means that you have to purchase a license to use the core.*



### **License Checkers**

If the IP requires a license key, the key must be verified. The Vivado design tools have several license checkpoints for gating licensed IP through the flow. If the license check succeeds, the IP can continue generation. Otherwise, generation halts with error. License checkpoints are enforced by the following tools:

- Vivado synthesis
- Vivado implementation
- write\_bitstream (Tcl command)



**IMPORTANT:** *IP license level is ignored at checkpoints. The test confirms a valid license exists. It does not check IP license level.*



# *Chapter 2*



# <span id="page-8-0"></span>Product Specification

### **Forney Convolutional Operation**

[Figure 2-1](#page-8-1) shows the operation of a Forney Convolutional Interleaver. The core operates as a series of delay line shift registers. Input symbols are presented to the input commutator arm on DIN. Output symbols are extracted from the output commutator arm on DOUT. DIN and DOUT are fields in the AXI4-Stream [Data Input Channel](#page-30-0) and [Data Output Channel](#page-32-0) respectively. Both commutator arms start at branch 0 and advance to the next branch after the next rising clock edge. After the last branch *(B-1)* has been reached, the commutator arms both rotate back to branch 0 and the process is repeated.

<span id="page-8-1"></span>

*Figure 2-1:* **Forney Convolutional Interleaver**

In [Figure 2-1,](#page-8-1) the branches increase in length by a uniform amount, *L*. The core allows interleavers to be specified in this way, or the branch lengths can be passed in using a file, allowing each branch to be any length. Although branch 0 appears to be a zero-delay connection, there is still a delay of several clock cycles between DIN and DOUT because of the fundamental latency of the core. For clarity, this is not shown in [Figure 2-1.](#page-8-1)



The only difference between an interleaver and a de-interleaver is that branch 0 is the longest in the de-interleaver and the branch length is decreased by *L* rather than increased. Branch *(B-1)* has length 0. This is shown in [Figure 2-2.](#page-9-0)

If a file is used to specify the branch lengths, it is arbitrary whether the resulting core is called an interleaver or de-interleaver. All that matters is that one must be the inverse of the other. If a file is used, each branch length is individually controllable. This is shown in [Figure 2-3.](#page-10-0) The file syntax is shown in [Figure 4-2, page 58.](#page-57-0)

<span id="page-9-0"></span>

*Figure 2-2:* **Forney Convolutional De-interleaver**

# $\Sigma$  XII INX

<span id="page-10-0"></span>



### *Configuration Swapping*

It is possible for the core to store several pre-defined configurations. Each configuration can have a different number of branches and branch length constant. It is even possible for each configuration to have every individual branch length defined by file.

The configuration can be changed at any time by sending a new CONFIG\_SEL value on the AXI4-Stream [Control Channel](#page-35-0). This value takes effect when the next block starts.

The core assumes all configurations are either for an interleaver or de-interleaver, depending on what was selected in the GUI. It is possible to switch between interleaving and de-interleaving by defining the individual branch lengths for every branch of each configuration.

The details for each configuration are specified in a COE file. See [COE Files for Multiple](#page-57-1)  [Configurations](#page-57-1) for details. The timing for a configuration swap is described in [Multiple](#page-18-0)  [Configuration Timing.](#page-18-0)

### **Rectangular Block Operation**

The Rectangular Block Interleaver works by writing the input data symbols into a rectangular memory array in a certain order and then reading them out in a different, mixed-up order. The input symbols must be grouped into blocks. Unlike the Convolutional Interleaver, where symbols can be continuously input, the Rectangular Block Interleaver inputs one block of symbols and then outputs that same block with the symbols rearranged.



No new inputs can be accepted while the interleaved symbols from the previous block are being output.

The rectangular memory array is composed of several rows and columns as shown in [Table 2-1](#page-11-0).

<span id="page-11-0"></span>*Table 2-1:* **Row and Column Indexing Scheme**

Row Column		$\cdots$	$(C-2)$	$(C-1)$
$(R-2)$				
$(R-1)$				

The Rectangular Block Interleaver operates as follows:

- 1. All the input symbols in an entire block are written row-wise, left to right, starting with the top row.
- 2. Inter-row permutations are performed if required.
- 3. Inter-column permutations are performed if required.
- 4. The entire block is read column-wise, top to bottom, starting with the left column.

The de-interleaver operates in the reverse way:

- 1. All the input symbols in an entire block are written column-wise, top to bottom, starting with the left column.
- 2. Inter-row permutations are performed if required.
- 3. Inter-column permutations are performed if required.
- 4. The entire block is read row-wise, left to right, starting with the top row.

An example of Rectangular Block Interleaver operation is shown in [Figure 2-4.](#page-12-0) This example has 3 rows, 4 columns and a block size of 12. The inter-row permutation pattern is {2, 0, 1}. This means row 0 is permuted to row 2, row 1 is permuted to row 0, and row 2 is permuted to row 1. The meaning of the permute vector differs for the de-interleaver.

<span id="page-12-0"></span>

**Input Data = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11}**



**Write row-wise, starting with top row**



**Inter-row permutations**  $P_r[0:2] = \{2, 0, 1\}$ 



**Output Data = {4, 8, 0, 5, 9, 1, 6, 10, 2, 7, 11, 3}**

#### *Figure 2-4:* **Block Interleaving Example with Row Permutations**

Although this example shows only row permutations, it is possible to do both row and column permutations simultaneously. This is shown in [Figure 2-5.](#page-13-0)

[Figure 2-6](#page-14-0) shows the output data from the interleaver of [Figure 2-5](#page-13-0) being de-interleaved. All the parameters are the same, apart from mode, which is set to de-interleaver in this case. Notice how the permute vectors are identical to those for the interleaver, but they are interpreted in a different way. This ensures that output data from the interleaver is correctly restored to the original data by the de-interleaver, as shown in [Figure 2-7.](#page-15-0)

The inter-row permutation pattern is again {2, 0, 1}. However, for the de-interleaver this means row 2 is permuted to row 0, row 0 is permuted to row 1, and row 1 is permuted to row 2.

<span id="page-13-0"></span>

**Input Data = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11}**

**Write row-wise, starting with top row**



**Inter-row permutations**  $P_r[0:2] = \{2, 0, 1\}$  $\blacksquare$ 



**Inter-column permutations**  $P_c[0:3] = \{3, 1, 0, 2\}$ П

6	5		4	
10	9	11	8	
$\overline{\mathbf{c}}$		3	0	

**Output Data = {6, 10, 2, 5, 9, 1, 7, 11, 3, 4, 8, 0}**

#### *Figure 2-5:* **Block Interleaving Example with Row and Column Permutations**

The core can be configured with fixed, variable, or selectable rows and columns. The block size can be fixed, variable or set to always equal  $R * C$ . If the block size is variable or less than R \* C, row and column permutations are not supported. If the block size is less than R \* C, the interleaver is described as *pruned*.

<span id="page-14-0"></span>

**Input Data = {6, 10, 2, 5, 9, 1, 7, 11, 3, 4, 8, 0}**

**Write column-wise, starting with left column**



**Inter-row permutations**  $P_r[0:2] = \{2, 0, 1\}$ 



**Inter-column permutations**  $P_c[0:3] = \{3, 1, 0, 2\}$ 

۰				
0		2	3	
4	5	6	7	
8	9	10	11	

**Output Data = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11}**

#### *Figure 2-6:* **Block De-interleaving Example with Row and Column Permutations**

Row permutations are not supported if the row type is *variable*. Column permutations are not supported if the column type is *variable*.

Selectable rows/columns can be used when the number of possible values for the number of rows or columns is known and is relatively small. In this mode, the number of rows/ columns is still run time variable but chosen from a small set of predetermined values, stored within the core. Permutations are possible when using selectable rows or columns. A different permutation vector can be stored for each row or column select value.

<span id="page-15-0"></span>



**Output Data = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11}**

*Figure 2-7:* **Block Interleaver, De-interleaver Operation**

In general, the most efficient core is one with constant rows, columns, and block size. The number of optional AXI4-Stream fields should be kept to a minimum. For every optional field or extra feature, such as row or column permutations, there might be an adverse impact on area and speed.

More details on the available block size types and choosing the appropriate one are given in [Block Size Type.](#page-52-0)

The core also provides outputs to check the validity of inputs, such as BLOCK\_SIZE (see [Control Channel](#page-35-0) for more information). These can sometimes be useful in a receiver to detect if things have gone catastrophically wrong before further error correction is attempted.

### *Block Interleaver Specifications*

Sometimes, a specification requires a Rectangular Block Interleaver, but it is specified in the form of an equation. It is not always immediately obvious that the equation represents a block interleaver.

It might be necessary to evaluate the equation for several values to see if it can be translated into the parameters required by the block interleaver core.



For example, one way of defining a block interleaver is to specify that the symbols are all written to a memory in sequential order (0, 1, ... block\_size-1) as in the write phase of [Figure 2-4.](#page-12-0) The symbols are then read back from memory in an order defined by the following equation:

Read Address<sub>i</sub> = 2<sup>c</sup>(i mod R) + BRO<sub>c</sub>(Round Down(i/R))

where i increased from 0 to block\_size-1, 2<sup>c</sup> is the number of columns and R is the number of rows. BRO<sub>c</sub>(x) is the bit-reversed c-bit value of x, for example, BRO<sub>3</sub>(1) = 4.

Examination of the Read Address equation shows that the first part,  $2^c$  (i mod R), yields the start address of each row. The second part,  $BRO<sub>c</sub>(Round Down (i/R)),$  yields how far along the row to go. The BRO part produces column permutations. For example, if  $c=3$ , column 4 is permuted to column 1 and column 1 is permuted to column 4.

If  $c=3$  and R=4, then the resultant column permute vector is  $\{0, 4, 2, 6, 1, 5, 3, 7\}$ .

# <span id="page-16-0"></span>**Performance**

For details about performance, visit the [Performance and Resource Utilization web page.](https://www.xilinx.com/cgi-bin/docs/ndoc?t=ip+ru;d=sid.html)

### <span id="page-16-2"></span><span id="page-16-1"></span>**Timing, Latency and FDO Delay**

The precise definitions of latency and FDO Delay differ for the different types of interleaver/ de-interleaver. Each is described separately. The following assumptions are made when defining the latency figures:

- 1. There are no wait states on any AXI4-Stream channels.
- 2. aclken (if present) is always 1.
- 3. The core is idle.
- 4. If the Control Channel is present, a control word is sent before (or coincident with) the first data symbol because the Control Channel blocks the Data Input Channel otherwise.

### **Forney Convolutional Timing**

The latency is the number of clock cycles from a new symbol being sampled on the Data Input Channel, to a new symbol appearing on the Data Output Channel. These are generally not the same symbol, as they have been interleaved or de-interleaved.

The latency is dependent on the pipelining level selected as shown in [Table 2-2.](#page-17-0)







#### <span id="page-17-0"></span>*Table 2-2:* **Forney Convolutional Latency**

#### **Notes:**

<span id="page-17-1"></span>1. Add one clock cycle to these figures if external symbol RAM is used.

<span id="page-17-2"></span>2. Add two clock cycles to these figures if the Data Output Channel has a TREADY (XCO DOUT\_HAS\_TREADY = TRUE)

The FDO delay is the delay from the first symbol being sampled to that symbol being output on the Data Output Channel. The FDO delay is comprised of two parts: several valid symbols, including the first symbol, and the latency. The GUI reports the FDO delay as the number of new symbols that must be sampled, including the first symbol, plus *latency* clock cycles. This is when FDO is actually asserted. The number of new symbols that must be sampled is dependent on the number of branches and the length of branch 0.

An example, with a latency of four clock cycles, is shown in [Figure 2-8](#page-17-3).

s axis data tready is permanently High in this example so is not shown. When the symbol with value 1 is sampled, a new symbol (with value XX) appears on DOUT after four clock cycles. They do not have the same value because the symbols are interleaved. The value 'XX' is used to indicate symbols that are not part of the current frame (for example, values come from an uninitialized memory location or a symbol that was written in the previous frame).

The first symbol that was sampled (value = 1) finally appears on DOUT when FDO goes High.

<span id="page-17-3"></span>

*Figure 2-8:* **Forney Convolutional Interleaver Interface Timing**



<span id="page-18-1"></span>The latency of the core is not affected by wait states on the Data Input channel ([Figure 2-9\)](#page-18-1), but the FDO delay is ([Figure 2-10](#page-18-2)).



*Figure 2-9:* **Forney Convolutional Interleaver Interface Timing - Wait states do not Affect Latency**

<span id="page-18-2"></span>

*Figure 2-10:* **Forney Convolutional Interleaver Interface Timing - Wait states do Affect Delay**

### <span id="page-18-0"></span>*Multiple Configuration Timing*

[Figure 2-11](#page-19-0) shows the timing when the configuration is swapped using CONFIG\_SEL. The example uses maximum pipelining and has no TREADY on the Data Output Channel. Therefore, its latency is 6 cycles. Configuration 0 has 2 branches (of length 0 and 1) and configuration 1 has 3 branches, of length 0, 2, and 4. FDO delay in both cases is 1 symbol, which is the first symbol itself. s axis data tready and s axis data tvalid are both 1 for the duration of this example so are not shown.

In this example, the core switches from configuration 0 to configuration 1. The new configuration value is sent on the Control Channel when DIN = 15 but the configuration is not actually changed until the DIN symbol with value 17, as this is the first symbol of a new frame.

*Note:* TLAST is an indication to the core that the block should end when the last branch is reached. It does not specify that the block ends immediately (unless the commutator is already on the last branch). TLAST is stored by the core and used at the next opportunity, even if it was incorrectly sent.



In this example s axis tlast is asserted one cycle early and event tlast unexpected is asserted as a result. The last symbol here has a value of 16 even though the symbol with value 15 was marked by the user as being the last one. Care must be taken to ensure that the symbol data remains in synchronization with the branch commutator. If the user had expected symbol 15 to be the last one, the incoming data stream would no longer be synchronized to the core.

When the Symbol Interleaver/De-interleaver detects the new configuration it continues to output the configuration 0 data for Latency clock cycles, as defined previously. After this number of clock cycles, DOUT is unknown until the first configuration 1 symbol appears on DOUT. Symbols for the new frame appear after the FDO Delay plus latency as normal. Because the first branch in configuration 1 is 0, FDO for configuration 1 appears directly after the last symbol from configuration 0, and RDY remains asserted. If the first branch for configuration 1 had been greater than 0, then RDY would have deasserted after the last symbol from configuration 0 and remained deasserted until FDO asserted.

<span id="page-19-0"></span>

*Figure 2-11:* **Configuration Swapping Timing**

### **Rectangular Block Timing**

The latency is the number of clock cycles from the last symbol in a block being sampled on the Data Input Channel to the first symbol from that block appearing on the Data Output Channel.

The latency is dependent on the block size type, row and column types and whether there are any permutations. All the possible values are shown in [Table 2-3.](#page-20-0)





#### <span id="page-20-0"></span>*Table 2-3:* **Rectangular Block Latency**

#### **Notes:**

<span id="page-20-1"></span>1. Add two clock cycles if the Data Output Channel has a TREADY (XCO DOUT\_HAS\_TREADY = TRUE)

The FDO delay, or BLOCK\_START delay, is the delay from the first symbol of a block being sampled to the first symbol of the same block being output on the Data Output Channel. This is a different symbol to the first one sampled due to the interleaving process. The BLOCK START delay is composed of two parts: several valid symbol pulses, including the first symbol, and the latency. The GUI reports the BLOCK\_START delay as the number of new symbols that must be sampled, including the first symbol, plus several clock cycles. This is when BLOCK\_START field in the Data Output Channel is actually asserted, assuming aclken is High all the time. The number of new symbols that must be sampled is equal to the block size.

An example is shown in [Figure 2-12](#page-20-2). In this example, the block size is variable and the number of rows and columns is constant. There are two rows and four columns. There are no permutations. Using [Table 2-3](#page-20-0), the latency is seven clock cycles. The block size is resampled at the start of each new block.

<span id="page-20-2"></span>

*Figure 2-12:* **Rectangular Block Interface Timing**

The block begins when  $s$  axis data tvalid = 1 and s axis data tready = 1 and a control word has been sent to the core. In this example the first symbol has the value 1. The



block size is sampled as 7 at this time. If the core had ROW, COL, ROW\_SEL or COL\_SEL inputs, they would also be sampled at this time. The seven input symbols are sampled. The symbol with value 4 is initially ignored because s axis data tvalid is 0. The symbol with value 7 is the seventh and final symbol in the block and is designated as such by the assertion of s axis data tlast.

The BLOCK START Delay is reported as seven symbols plus the seven clock cycle latency. The latency is independent of the block size; the fact that they are both 7 in this example is coincidence.

Note that s axis data tvalid being Low does affect the count of the number of symbols, but it does not affect the latency. The output symbols are always output consecutively on the Data Output Channel, even if there were gaps between some of the input symbols. In the example, there was a one clock cycle gap in the input symbols between '3' and '4' because s\_axis\_data\_tvalid was deasserted, but this has no effect on the rate at which data is output on the Data Output Channel.

It is possible to overlap the processing of two blocks. [Figure 2-13](#page-21-0) shows the loading of second block starting immediately after the first block is loaded. The first two symbols (values 11 and 12) are immediately taken by the core as there is space in the Data Input Channel for them. However, the next symbol (value 13) is stalled by the core by deasserting s axis data tready. This is because the core is internally still processing the previous frame and cannot use these symbols yet. The new control word (BLOCK\_SIZE = 9) has also been accepted by the core, but has not yet been used.

After a certain amount of time the core starts to accept new symbols on the Data Input Channel even though it is still unloading symbols for the previous frame. The time between the last symbol of frame N being sampled and the core starting to process the first symbol of frame N+1 is always equal to the block length +2 of frame N. When it has started processing symbols internally, it accepts new symbols on the Data Input Channel by asserting s axis data tready.

<span id="page-21-0"></span>

*Figure 2-13:* **Loading Rectangular Blocks Back to Back**



If any of the fields in the Control Channel contain illegal values, the core deasserts the appropriate event  $*$  valid signal after a delay. Using [Table 3-10,](#page-44-0) you can see that the delay to the event block size valid output changing is  $7 - 2 = 5$  clock cycles. event block size valid changes five clock cycles after the block starts. The block starting does not necessarily correspond to the first symbol being consumed on the Data Input Channel (see [Figure 2-13](#page-21-0)). [Figure 2-15](#page-23-0) shows that the VALID Delay is not affected by wait states. If an invalid block configuration is sampled, the core aborts the processing of the block and treats the next symbol as being the first symbol in a new frame.





*Figure 2-14:* **Response to Illegal Rectangular Blocks**



<span id="page-23-0"></span>

*Figure 2-15:* **Response to Illegal Rectangular Blocks. VALID Delay is not Affected by Wait states**

### **Throughput**

The Interleaver/De-interleaver core supports full throughput when in Forney mode. When in Rectangular mode, throughput is 50% because one memory is used for both block write and block read.

### **Power**

No power measurements have been performed on this core.



## <span id="page-24-0"></span>**Resource Utilization**

For details about resource utilization, visit the [Performance and Resource Utilization web](https://www.xilinx.com/cgi-bin/docs/ndoc?t=ip+ru;d=sid.html)  [page.](https://www.xilinx.com/cgi-bin/docs/ndoc?t=ip+ru;d=sid.html)

# <span id="page-24-2"></span><span id="page-24-1"></span>**Port Descriptions**

Some of the pins are optional. These should be selected only if they are genuinely required, as their inclusion might result in an increase in the core size.

Representative symbols for the Forney Convolutional type and Rectangular Block type are shown in [Figure 2-16](#page-24-3) and [Figure 2-17](#page-25-0), respectively.

### **Schematic Symbol for Forney Convolutional Type**

<span id="page-24-3"></span>[Figure 2-16](#page-24-3) illustrates the Forney Convolutional type schematic symbol.



*Figure 2-16:* **Forney Convolutional Schematic Symbol**



### **Schematic Symbol for Rectangular Block Type**

<span id="page-25-0"></span>[Figure 2-17](#page-25-0) illustrates the Rectangular Block type schematic symbol.



*Figure 2-17:* **Rectangular Block Schematic Symbol**

[Table 2-4](#page-25-1) summarizes the signal functions. They are described in more detail in [AXI4-Stream Interface Considerations.](#page-29-6) Timing examples are shown in [Timing, Latency and](#page-16-1)  [FDO Delay](#page-16-1).

<span id="page-25-1"></span>





#### *Table 2-4:* **Core Signal Pinout** *(Cont'd)*





#### *Table 2-4:* **Core Signal Pinout** *(Cont'd)*





#### *Table 2-4:* **Core Signal Pinout** *(Cont'd)*





*Chapter 3*

# <span id="page-29-0"></span>Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the core.

# <span id="page-29-4"></span><span id="page-29-1"></span>**Clocking**

The Interleaver/De-Interleaver uses a single clock, called aclk. All input and output interfaces and internal state are subject to this single clock.

### <span id="page-29-5"></span><span id="page-29-2"></span>**Resets**

X

The Interleaver/De-Interleaver core uses a single, optional reset input called aresetn.

**IMPORTANT:** This signal is active-Low and must be active or inactive for a minimum of two clock cycles to ensure correct operation.

aresetn is a global synchronous reset which resets all control states in the core; all data in transit through the core is lost when aresetn is asserted.

## <span id="page-29-3"></span>**Protocol Description**

### <span id="page-29-6"></span>**AXI4-Stream Interface Considerations**

The conversion to AXI4-Stream interfaces brings standardization and enhances interoperability of Xilinx IP LogiCORE™ solutions. Other than general control signals such as aclk, aclken and aresetn, external memory interface and event signals, all inputs and outputs to the Symbol Interleaver/De-interleaver are conveyed using AXI4-Stream channels. A channel always consists of TVALID and TDATA plus additional ports (such as TREADY, TUSER and TLAST) when required and optional fields. Together, TVALID and TREADY perform a handshake to transfer a message, where the payload is TDATA, TUSER and TLAST.



For further details on AXI4-Stream interfaces, see the *Xilinx AXI Reference Guide* (UG761) [\[Ref 1\]](#page-75-4) and the *AMBA® AXI4-Stream Protocol Specification* [\[Ref 2\]](#page-75-5).

#### *Basic Handshake*

[Figure 3-1](#page-30-1) shows the transfer of data in an AXI4-Stream channel. TVALID is driven by the source (master) side of the channel and TREADY is driven by the receiver (slave). TVALID indicates that the values in the payload fields (TDATA, TUSER and TLAST) are valid. TREADY indicates that the slave is ready to receive data. When both TVALID and TREADY are TRUE in a cycle, a transfer occurs. The master and slave set TVALID and TREADY respectively for the next transfer appropriately.



*Figure 3-1:* **Data Transfer in an AXI4-Stream Channel**

### <span id="page-30-1"></span>*AXI4 Channel Rules*

All of the AXI4 channels follow the same rules:

- All TDATA and TUSER fields are packed in little endian format. That is, bit 0 of a sub-field is aligned to the same side as bit 0 of TDATA or TUSER
- All TDATA and TUSER vectors are multiples of 8 bits. After all fields in a TDATA or TUSER vector have been concatenated, the overall vector is padded to bring it up to an 8 bit boundary.

### <span id="page-30-0"></span>*Data Input Channel*

The Data Input Channel carries symbol data to be interleaved or de-interleaved. The symbol data is carried in TDATA. The channel contains a two element buffer to provide some system elasticity.

The Data Input Channel is blocked by the Control Channel (if present). When a symbol in the Data In Channel represents the first symbol for a block, it is not processed until a new configuration is seen in the Control Channel. The new configuration does not have to be different from the previous configuration.





#### **Pinout**

*Table 3-1:* **Data Input Channel Pinout**

<b>Port Name</b>	<b>Port Width</b>	<b>Direction</b>	<b>Description</b>
s_axis_data_tdata	Variable. See the Vivado® Customize IP dialog box when configuring the Symbol Interleaver/ De-interleaver.	In.	Carries the symbol data
s_axis_data_tvalid	1	In.	Asserted by the upstream master to signal that it is able to provide data
s_axis_data_tlast	1	$\ln$	Asserted by the upstream master on the symbol corresponding to the last symbol in a block. In Forney mode, the last symbol of a block is deemed to be the one that enters the last branch when s_axis_data_tlast is, or has been, asserted. For example, if s_axis_data_tlast is asserted with the symbol that enters branch 3 in a 10 branch system (numbered 0 to 9), symbols for branches 4 to 9 are deemed to be part of the current block, and the block is not finished until the symbol for branch 9 is consumed. If a new control word is waiting in the Control Channel, it is not consumed until the symbol for branch 0 after $s_axis_data_tlast = 1$ is consumed.
s_axis_data_tready	$\mathbf{1}$	Out	Used by the Symbol Interleaver/De-interleaver to signal that it is ready to accept data.

#### **TDATA Fields**

The DATA field is packed into the s axis data tdata vector as shown in [Table 3-2:](#page-31-0)

<span id="page-31-0"></span>*Table 3-2:* **Data Input Channel TDATA Fields**

<b>Field Name</b>	Width	Padded	<b>Description</b>
<b>DIN</b>	1 to 256	Yes	The symbol data to be interleaved or de-interleaved.

The DIN field should be extended to the next 8-bit boundary if it does not already finish on an 8-bit boundary. The Symbol Interleaver/De-interleaver core ignores the value of the padding bits, so they can be driven to any value.

#### **TDATA Format**

The Data Input Channel TDATA vector (s axis data tdata) has one field (DIN) which is packed as shown in [Figure 3-2.](#page-32-1)

<span id="page-32-1"></span>



*Figure 3-2:* **Data Input Channel TDATA (s\_axis\_data\_tdata) Format**

*Note:* In Forney mode, every symbol sampled on this channel causes a new symbol to be output on the Data Output Channel.

### <span id="page-32-0"></span>*Data Output Channel*

The Data Output Channel carries symbol data that has been interleaved or de-interleaved, and a selection of information flags. The data is carried in TDATA and the flags in TUSER. As all of these flags are individually optional, the TUSER vector might not always be present.

In Forney mode, one new symbol is output on the Data Output Channel for each input symbol sampled on the Data Input Channel. The number of clock cycles between an input symbol being sampled and a new output appearing is termed the latency of the core. This is not the number of cycles from a particular symbol being sampled on the Data Input Channel and the same symbol finally appearing on the Data Output Channel. For the first symbol, this is termed the FDO delay and is dependent on the interleaver branch lengths. This delay is different for each input symbol because of the interleaving process. The latency is always the same, regardless of branch lengths. Latency and the FDO delay are described in [Timing, Latency and FDO Delay, page 17](#page-16-2).

In Rectangular mode, the core does not start to output the symbols from the block in an interleaved/de-interleaved fashion until all the symbols from the block have been sampled. The number of clock cycles between the last input symbol in a block being sampled and the first symbol from that block appearing on DOUT is termed the latency of the core. This definition differs from the one used for the Convolutional interleaver. The number of cycles from the first symbol being sampled on the Data Input Channel to the first symbol of the same block finally appearing on the Data Output Channel is termed the FDO delay or BLOCK\_START delay. This delay is dependent on the interleaver block size. The delay from an input symbol being sampled on the Data Input Channel to that same symbol finally appearing on the Data Output Channel is different for each input symbol because of the interleaving process.

Latency and the BLOCK\_START delay are described in [Timing, Latency and FDO Delay,](#page-16-2)  [page 17](#page-16-2).

If TREADY is disabled for this channel then it is not buffered. Failure to consume symbols when TVALID is asserted means that the symbol is lost. If TREADY is enabled for this channel, the channel is buffered to store a small number of symbols.



#### **Pinout**

<b>Port Name</b>	<b>Port Width</b>	<b>Direction</b>	<b>Description</b>
m_axis_data_tdata	Variable. See the Vivado Customize IP dialog box when configuring the Symbol Interleaver/ De-interleaver.	Out	Carries the symbol data.
m_axis_data_tuser	Variable. See the Vivado Customize IP dialog box when configuring the Symbol Interleaver/ De-interleaver.	Out	Carries additional per-symbol status. As all status fields are optional, TUSER might not always be present.
m_axis_data_tvalid	1	Out	Asserted by the Symbol Interleaver/ De-interleaver to signal that it is able to provide symbol data.
m_axis_data_tlast	$\mathbf{1}$	Out	In Rectangular mode, m_axis_data_tlast is asserted when the last symbol for a processed block is transmitted. In Forney mode, m_axis_data_tlast is asserted when a symbol is transmitted from the last branch. In this mode, m_axis_data_tlast bears no similarity to s_axis_data_tlast. s_axis_data_tlast is asserted once per block but m_axis_data_tlast is asserted once every sweep of the commutator
m_axis_data_tready		In	Asserted by the external slave to signal that it is ready to accept data. Only available when the core is configured to have a TREADY on the Data Output Channel.

. *Table 3-3:* **Data Output Channel Pinout**

#### **TDATA Fields**

The DATA field is packed into the m axis data tdata vector as shown in [Table 3-4:](#page-33-0)

<span id="page-33-0"></span>



The DATA field is sign extended to the next 8 bit boundary if it does not already finish on an 8 bit boundary.



#### **TDATA Format**

<span id="page-34-0"></span>The Data Output Channel TDATA vector (m\_axis\_data\_tdata) has one field (DOUT) which is packed as shown in [Figure 3-3:](#page-34-0)





#### **TUSER Fields**

The Data Output Channel carries the fields in [Table 3-5](#page-34-1) in its TUSER vector:



<span id="page-34-1"></span>



#### **TUSER Format**

The fields are packed into the m\_axis\_data\_tuser vector in the following order (starting from the LSB):

- 1. FDO
- 2. RDY
- 3. BLOCK\_START
- 4. BLOCK\_END

<span id="page-35-1"></span>The fields in TUSER are only present if supported by the core configuration. When a field is omitted, the fields in [Figure 3-4](#page-35-1) are moved down the vector as close to bit 0 as possible. That is, if BLOCK\_START and BLOCK\_END are selected, BLOCK\_START is at bit 0 and BLOCK\_END is at bit 1. If only BLOCK\_END is selected, it is at bit 0.



*Figure 3-4:* **Data Output Channel TUSER (m\_axis\_data\_tuser) Format**

#### <span id="page-35-0"></span>*Control Channel*

The Control Channel (s  $axisctr1$ ) contains the information needed to configure the interleaving or de-interleaving process. The Control Channel blocks the first symbol for a block in the Data Input Channel. That is, if the core has a Control Channel, the first symbol for a block remains in the Data Input Channel until a control word is received in the Control Channel.


#### **Pinout**

<b>Port Name</b>	<b>Port Width</b>	<b>Direction</b>	<b>Description</b>
s_axis_ctrl_tdata	Variable. See the Vivado Customize IP dialog box when configuring the Symbol Interleaver/ De-interleaver	In.	Can contain the following field in Forney mode: • CONFIG_SEL Can contain the following fields in Rectangular mode: • ROW • ROW_SEL • COL 。COL_SEL • BLOCK SIZE
s_axis_ctrl_tvalid	1	In	Asserted by the external master to signal that it is able to provide data.
s_axis_ctrl_tready		Out	Asserted by the Symbol Interleaver/ De-interleaver to signal that it is able to accept data.

*Table 3-6:* **Control Channel Pinout**

#### **TDATA Fields**

In Forney mode the TDATA vector consists of one field (CONFIG\_SEL). This is optional, and when it is not present the entire control channel is removed from the core interface.

In Rectangular mode, it can contain ROW, ROW\_SEL, COL, COL\_SEL and BLOCK\_SIZE, although not all at the same time. These fields are all optional, and some are mutually exclusive (ROW with ROW\_SEL, and COL with COL\_SEL). When a field is not needed for a particular core configuration, it is not included in the Control Channel. In the case where no fields are present, the entire Control Channel is removed from the core interface.

<span id="page-36-0"></span>*Table 3-7:* **Control Channel TDATA Fields**

<b>Field Name</b>	Description
CONFIG_SEL	If the core is configured to have more than one configuration then CONFIG_SEL selects which configuration to use for the current block. CONFIG_SEL is sampled when the first symbol is sampled. More details on the use of multiple configurations are given in Configuration Swapping, page 11.
<b>ROW</b>	This optional field is automatically selected if the variable number of rows option is chosen in the GUI. The width of the input is also entered in the GUI. Care should be taken not to make this field any wider than necessary, as doing so increases the size of the core. ROW is resampled at the start of each new block when the first symbol is sampled. The number sampled from the ROW input tells the core how many rows are in the block. Illegal values on ROW are indicated on the event_row_valid output.





#### *Table 3-7:* **Control Channel TDATA Fields** *(Cont'd)*

All fields should be 0 extended to the next 8 bit boundary if they do not already finish on an 8 bit boundary.

All field widths are variable. See the CORE GUI when configuring the Symbol Interleaver/ De-interleaver.

#### **TDATA Format**

The Control Channel TDATA vector is structured as shown in [Figure 3-5](#page-38-0) (starting from the LSB):

# <span id="page-38-0"></span> $\Sigma$  XII INX



*Figure 3-5:* **Control Channel TDATA (s\_axis\_ctrl\_tdata) Format**

## <span id="page-38-1"></span>**External Symbol Memory**

The core can use internal or external memory to store the data symbols. External memory might be necessary if there is insufficient block RAM left in the FPGA to implement a large interleaver.

The Convolutional Interleaver requires a dual-port RAM, with separate addresses for read and write ports. The Rectangular Block interleaver requires only a single-port RAM.

The connections for a Convolutional Interleaver example are shown in [Figure 3-6](#page-39-0). It is assumed the dual-port RAM behaves in the same way as a standard Xilinx block RAM. The ports shown are the standard Xilinx block RAM ports. The ENA/ENB ports act as clock enables for operations on the A and B ports respectively. In this case the A port is used for write operations and the B port for read operations.



<span id="page-39-0"></span>







The connections for a Rectangular Block Interleaver are shown in [Figure 3-7](#page-40-0). This is similar to the dual-port case; however, the Rectangular Block Interleaver does not perform simultaneous reads and writes so only a single port is required. The EN input acts as a clock



enable for all operations. If the core has an aclken input, then the RAM should be enabled with the same signal. The clock enable could also be sourced from inside the FPGA.

<span id="page-40-0"></span>

Internal to FPGA External to FPGA

*Figure 3-7:* **Connections to External Symbol RAM for Rectangular Interleaver**

	Table 3-9: External Memory Pinout Table for Rectangular Cores			
--	---	--	--	--





All the outputs for the external RAM are registered in the core. To achieve predictable timing when accessing the external RAM, these registers should be mapped into IOBs using the appropriate mapper options. It is possible to insert additional registers on the external memory interface if required to meet timing. The same number of registers must be added to every output signal, but they do not have to match the number on rd\_data. The delay in clock cycles added by the registers on the outbound path and the inbound path must be specified in the GUI "External Memory Latency" edit box. See [Figure 3-8](#page-41-0) for an example. In this case, the outbound latency is 3 and the inbound latency is 1, so EXTERNAL\_MEMORY\_LATENCY should be set to 4. This increases the latency of the

<span id="page-41-0"></span>interleaver core by the number of additional registers inserted.



*Figure 3-8:* **Calculating EXTERNAL\_MEMORY\_LATENCY**

The Vivado IP catalog feature automatically determines the required address bus width. This value is also displayed on the final page of the core GUI.

The timing for accessing the external symbol RAM is identical to the timing for accessing a synchronous dual-port block RAM inside the FPGA.

[Figure 3-9](#page-42-0) shows the timing of the dual-port external RAM interface for a Convolutional Interleaver example. The first write to external memory occurs at t2 when 1 is written to address 0. The first read occurs at t3 when address 1 is read. This causes the first real symbol to appear on RD\_DATA at t4 and as the EXTERNAL\_MEMORY\_LATENCY is 0 in this example, and because there is no TREADY on the Data Output Channel, the symbol is passed straight through to m\_axis\_data\_tdata. If TREADY had been enabled on this channel, it would take a further 2 clock cycles for the data to appear. The value of this symbol is shown XX as because this is a residual value left over from the previous interleave operation.

No write occurs at t4 because s axis data tvalid was Low at t1. Similarly RD\_EN is Low at t5, so no read occurs at that time and m axis data tvalid is 0 at t6.

The timing diagram does not show realistic clock-to-output delays, as this is a function of where the final output registers are placed in the FPGA (preferably in the IOBs) and the PCB layout.



<span id="page-42-0"></span>

*Figure 3-9:* **External RAM Interface Timing when EXTERNAL\_MEMORY\_LATENCY = 0**

[Figure 3-10](#page-42-1) shows the same design but with an EXTERNAL\_MEMORY\_LATENCY of 3. The effect of this is to delay the symbols appearing on the Data Output Channel.

<span id="page-42-1"></span>

*Figure 3-10:* **External RAM Interface Timing when EXTERNAL\_MEMORY\_LATENCY = 3**



## **Event Signals**

The Symbol Interleaver/De-interleaver core provides some real-time non-AXI signals to report information about the core status. These event signals are intended for use by reactive components such as interrupt controllers. These signals are not optionally configurable from the GUI, but are removed by synthesis tools if left unconnected.

#### *event\_tlast\_missing*

This event signal is asserted for a single clock cycle on the last symbol of an incoming block if s axis data tlast is not seen asserted with that symbol. This event is only present in Rectangular mode.

#### *event\_tlast\_unexpected*

This event signal is asserted on every clock cycle where s axis data tlast is unexpectedly asserted. That is, asserted on a symbol that is not the last symbol. The meaning of "Last Symbol" varies between Forney and Rectangular mode:

- Forney the symbol corresponding to the last branch
- Rectangular the final symbol loaded for a block

If there are multiple unexpected highs on s\_axis\_data\_tlast, then this is asserted for each of them.

#### *event\_halted*

This event is asserted on every cycle where the Symbol Interleaver/De-interleaver needs to write data to the Data Output Channel but cannot because the buffers in the channel are full. When this occurs, the core is halted and all activity stops until space is available in the channel buffers. The event pin is only available when HAS\_DOUT\_TREADY is TRUE.

#### *event\_block\_size\_valid*

This output is available when the block size is not constant. That is, if the block size type is either variable or equal to  $R * C$ .

If the block size type is variable, event block size valid signals whether a legal or illegal value is sampled on the BLOCK\_SIZE field of the Control Channel. If an illegal value is sampled, event block size valid goes Low a predefined number of clock cycles later.

If the block size type is  $R * C$ , event block size valid signals that the block size, generated from the values sampled on ROW or ROW\_SEL, or on COL or COL\_SEL, is legal.

[Table 3-10](#page-44-0) lists the number of clock cycles from the first symbol being sampled to event block size valid (or any of the other \* VALID outputs) changing. After a



\* VALID output has gone Low, it remains Low until "Valid Delay" clock cycles after the next block is started. The latency is defined in [Table 2-3](#page-20-0) and always equals a constant. Thus, the Valid Delay is always constant.

<b>Block Size Type</b>	<b>Selectable Rows or Columns</b>	Valid Delay (clock cycles)
Variable	-	latency-2
Row x Column	No	
Row x Column	Yes	

<span id="page-44-0"></span>*Table 3-10:* **Clock Cycles from First Symbol**

Regardless of the block size type chosen, the block size must never go below the absolute minimum value given in [Table 4-2.](#page-55-0)

#### *event\_col\_valid*

This optional output is available when a variable number of columns is selected. If an illegal value is sampled on the COL field of the Control Channel, event col valid goes Low a predefined number of clock cycles later. [Table 3-10](#page-44-0) lists the number of clock cycles from the first symbol being sampled High to event col valid changing.

See [Table 4-2](#page-55-0) for details of illegal COL values.

#### *event\_col\_sel\_valid*

This optional output is available when a selectable number of columns is chosen. If an illegal value is sampled on the COL\_SEL field of the Control Channel, event col sel valid goes Low a predefined number of clock cycles later. [Table 3-10](#page-44-0) lists the number of clock cycles from the first symbol being sampled High to event col sel valid changing.

See [Table 3-7](#page-36-0) for an explanation of an illegal COL\_SEL value.

#### *event\_row\_valid*

This optional output is available when a variable number of rows is selected. If an illegal value is sampled on the ROW field of the Control Channel, event row valid goes Low a predefined number of clock cycles later. [Table 3-10](#page-44-0) lists the number of clock cycles from the first symbol being sampled High to event row valid changing.

See [Table 4-2](#page-55-0) for details of illegal ROW values.

#### *event\_row\_sel\_valid*

This optional output is available when a selectable number of rows is chosen. If an illegal value is sampled on the ROW\_SEL field of the Control Channel, event row sel valid



goes Low a predefined number of clock cycles later. [Table 3-10](#page-44-0) lists the number of clock cycles from the first symbol being sampled High to event row sel valid changing.

See [Table 3-7](#page-36-0) for an explanation of an illegal ROW\_SEL value.





# *Chapter 4*

# Design Flow Steps

This chapter describes customizing and generating the core, constraining the core, and the simulation, synthesis and implementation steps that are specific to this IP core. More detailed information about the standard Vivado® design flows and the IP integrator can be found in the following Vivado Design Suite user guides:

- *Vivado Design Suite User Guide: Designing IP Subsystems using IP integrator* (UG994) [\[Ref 3\]](#page-75-0)
- *Vivado Design Suite User Guide: Designing with IP* (UG896) [\[Ref 4\]](#page-75-1)
- *Vivado Design Suite User Guide: Getting Started* (UG910) [\[Ref 5\]](#page-75-2)
- *Vivado Design Suite User Guide: Logic Simulation* (UG900) [\[Ref 7\]](#page-75-3)

# **Customizing and Generating the Core**

This chapter includes information on using Xilinx tools to customize and generate the Symbol Interleaver/De-interleaver core.

If you are customizing and generating the core in the Vivado IP integrator, see the *Vivado Design Suite User Guide: Designing IP Subsystems using IP integrator* (UG994) [\[Ref 3\]](#page-75-0) for detailed information. IP integrator might auto-compute certain configuration values when validating or generating the design. To check whether the values do change, see the description of the parameter in this chapter. To view the parameter value you can run the validate bd design command in the Tcl Console.

You can customize the IP for use in your design by specifying values for the various parameters associated with the IP core using the following steps:

- 1. Select the IP from the IP catalog.
- 2. Double-click the selected IP or select the Customize IP command from the toolbar or right-click menu.

For details, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [\[Ref 4\]](#page-75-1) and the "Working with the Vivado IDE" section in the *Vivado Design Suite User Guide: Getting Started* (UG910) [\[Ref 5\].](#page-75-2)



## <span id="page-47-0"></span>**Core Parameters**

The Vivado® Customize IP dialog box for the Symbol Interleaver/De-interleaver core uses several screens for setting core parameters. To move between screens, click **Next** or **Back**. After selecting the desired parameters for type of core you want, click **Generate** to generate the core when you reach the final screen.

Some parameters are relevant to both types of interleavers, and some are specific to only one type.

#### *Component Name*

Used as the base name of the output files generated for the core. Names must begin with a letter and must be composed of the following characters: a to z, 0 to 9 and ".

#### *Memory Style*

The following options are available:

- **Distributed**: The core should not use any block memories, if possible. This is useful if they are required elsewhere in the design.
- **Block**: The core should use block memories wherever possible. This keeps the number of slices used to a minimum, but might waste block memory.
- **Automatic**: Allow the core to use the most appropriate style of memory for each case, based on required memory depth.

#### *Symbol Width*

The number of bits in the symbols to be processed. In IP integrator, this parameter is auto-updated.

#### *Symbol Memory*

Allows the symbol memory to be specified as internal or external. If external is selected, then all the optional pins required for external memory access are automatically added. When external memory is selected the 'External Symbol Memory Latency' edit box becomes enabled. The value entered here must match the total number of cycles of latency that have been added to the external memory interface *in the system*. This includes both the outbound and inbound signals. See [External Symbol Memory](#page-38-1) for more details.

#### *Type*

Determines whether the core is to be an interleaver or de-interleaver.



For the Forney Convolutional type, the branch lengths are increased from branch 0, as shown in [Figure 2-1](#page-8-0), or decreased from branch 0, as shown in [Figure 2-2](#page-9-0). If the branch lengths are specified in a file, the mode is irrelevant.

For the Rectangular Block type, this determines whether a write rows, read columns or write columns, read rows operation is performed.

#### *Pipelining*

Three levels of pipelining are available. Select **Maximum** if speed is important. This might result in a slight increase in area. The latency of the Convolutional type also increases slightly.



**RECOMMENDED:** *In general, it is recommended that Maximum pipelining is used.*

**Medium** and **Maximum** pipelining have the effect of adding registers to certain inputs in the Convolutional type. **Maximum** pipelining results in some additional internal registering within the core compared to **Medium** pipelining.

In the Rectangular Block type, several internal circuits are pipelined to improve performance. **Medium** and **Maximum** pipelining are actually identical for the Rectangular Block type.

#### *Optional Pins*

Check the boxes of the optional pins that are required. Each selected pin can result in more FPGA resources being used and can result in a reduced maximum operating frequency.

#### *Control Signals*

#### **ACLKEN Input**

The aclken (Clock Enable) input is an optional input pin. When aclken is deasserted (Low), all the synchronous inputs are ignored and the core remains in its current state. If aresetn and aclken are asserted at the same time, aresetn takes precedence.

#### **ARESETN Input**

When aresetn (active-Low reset) is asserted (Low), all the core flip-flops are synchronously initialized. The core remains in this state until aresetn is deasserted. If aresetn and aclken are asserted at the same time, aresetn takes precedence. The synchronous initialization resets only the core control logic. The symbol memory itself is not cleared. ARESETn is an optional pin.



# **User Parameters**

[Table 4-1](#page-49-0) shows the relationship between the fields in the Vivado IDE and the User Parameters (which can be viewed in the Tcl Console).

Vivado IDE Parameter/ Value <sup>(1)</sup>	User Parameter/Value <sup>(1)</sup>	<b>Default Value</b>	
Memory Style	memory_style	Automatic	
Automatic	automatic		
<b>Block</b>	block		
Distributed	distributed		
Symbol Width	symbol_width	1	
Type	sid_type	Forney	
Forney Convolutional	forney		
Rectangular Block	rectangular		
Mode	mode	Interleaver	
Deinterleaver	deinterleaver		
Interleaver	interleaver		
Symbol Memory	symbol_memory	Internal	
External	external		
Internal	internal		
Number of Branches	number_of_branches	16	
Number of Configurations	number_of_configurations	1	
Branch Length Type	branch_length_type	constant_difference_between_	
<b>Constant Difference</b> <b>Between Consecutive</b> <b>Branches</b>	constant_difference_between_ consecutive_branches	consecutive_branches	
Use COE file to define branch length constants for each configuration	coe_file_defines_branch_length_ constant_for_each_configuration		
Use COE file to define <b>Branch Lengths</b>	use_coe_file_to_define_branch_ lengths		
Use COE file to define individual branch lengths for every branch in each configuration	coe_file_defines_individual_ branch_lengths_for_every_branch_ in_each_configuration		
Architecture	architecture	Rom based	
Logic-based	logic_based		
ROM-based	rom_based		
Length of Branches: Value	branch_length_constant	1	

<span id="page-49-0"></span>*Table 4-1:* **Vivado IDE Parameter to User Parameter Relationship**









Vivado IDE Parameter/ Value <sup>(1)</sup>	User Parameter/Value <sup>(1)</sup>	<b>Default Value</b>
ROW_VALID	has_row_valid	False
ROW_SEL_VALID	has_row_sel_valid	False
COL_VALID	has_col_valid	False
COL_SEL_VALID	has_col_sel_valid	False
BLOCK_SIZE_VALID	has_block_size_valid	False
<b>BLOCK_START</b>	has_block_start	False
<b>BLOCK_END</b>	has_block_end	False
<b>ACLKEN</b>	has_aclken	False
ARESETn	has_aresetn	False
<b>RDY</b>	has_rdy	False
<b>FDO</b>	has_fdo	False
Pipelining	pipelining	maximum
Maximum	maximum	
Medium	medium	
Minimum	minimum	
<b>TREADY</b>	has_dout_tready	False
<b>External Memory Latency</b>	external_memory_latency	$\Omega$

*Table 4-1:* **Vivado IDE Parameter to User Parameter Relationship** *(Cont'd)*

<span id="page-51-0"></span>1. When the GUI parameter value differs from the user parameter value, those parameter values are indented below the associated parameter.

## **Forney Convolutional Specific Parameters**

#### *Number of Branches*

The value for the variable *B* in [Figure 2-1,](#page-8-0) [Figure 2-2](#page-9-0), and [Figure 2-3.](#page-10-1) The value must always be specified, even when using a file to define branch lengths.

#### *Length of Branches*

Either a constant difference between branch lengths, as in [Figure 2-1](#page-8-0) and [Figure 2-2](#page-9-0), or the branch lengths specified from a file, as in [Figure 2-3.](#page-10-1) [Figure 4-2](#page-57-0) provides an example of the file syntax in the latter case.

#### *Number of Configurations*

If greater than 1, the core is generated with an AXI4-Stream Control Channel containing the CONFIG\_SEL field. The parameters for each configuration are defined in a [COE File Format](#page-56-0).



The number of parameters defined must exactly match the number of configurations specified.

#### *Architecture*

Controls whether look-up table ROMs or logic circuits are used to compute some of the internal results in the core. Which option is best depends on the other core parameters. It is recommended that both options are tried. This parameter has no effect on the core behavior.

### **Rectangular Block-Specific Parameters**

#### <span id="page-52-1"></span><span id="page-52-0"></span>*Block Size Type*

There are three possibilities:

1. **Constant**: Block size never changes. The block can be pruned (block size < row \* col). The block size must be chosen so that the last symbol is on the last row. An unpruned interleaver uses a smaller quantity of FPGA resources than a pruned one, so pruning should be used only if necessary.

[Figure 4-1](#page-53-0) provides an example with three rows and four columns. Using the preceding rule, the only legal block sizes are 9, 10, 11 and 12. This block size type can be used only if the row and column types are also set to constant. Row and column permutations are not supported for pruned block sizes.

2. **Rows \* Columns**: If the number of rows and columns is constant, selecting this option has the same effect as setting the block size type to constant and entering a value of rows \* columns for the block size.

If the number of rows or columns is not constant, selecting this option means the core calculates the block size automatically whenever a new row or column value is sampled. Pruning is impossible with this block size type.

3. **Variable**: Block size is sampled from the BLOCK\_SIZE field in the Control Channel at the beginning of every block. The value sampled on BLOCK\_SIZE must be such that the last symbol falls on the last row, as previously described.

If the block size is already available external to the core, selecting this option is usually more efficient than selecting "rows \* columns" for the block size type. Row and column permutations are not supported for the variable block size type.

<span id="page-53-0"></span>



#### **Block Size = 10 - Legal**

0		2	3
4	5.	6	X
X	X	X	X

**Block Size = 7 - Illegal**

*Figure 4-1:* **Legal and Illegal Block Sizes**

#### *Block Size Constant Value*

This parameter is relevant only if constant block size type is selected. It must meet the constraints described in the [Block Size Type.](#page-52-1)

#### *BLOCK\_SIZE Field Width*

This parameter is relevant only if variable block size type is selected. It sets the width of the BLOCK\_SIZE field in the Control Channel (ignoring padding). The smallest possible value should be used to keep the core as small as possible.

#### *Column Type*

There are three possibilities:

- **Constant**: The number of columns is always equal to the Column Constant Value parameter.
- **Variable**: The number of columns is sampled from the COL field in the Control Channel at the start of each new block. Column permutations are not supported for the variable column type.
- **Selectable**: The COL SEL field in the Control Channel is sampled at the start of each new block. This value is then used to select from one of the possible values for number of columns provided in the COE file.

#### *Column Constant Value*

This parameter is relevant only if constant column type is selected. The number of columns is fixed at this value.



#### *COL Field Width*

This parameter is relevant only if variable column type is selected. It sets the width of the COL field in the Control Channel (ignoring padding). The smallest possible value should be used to keep the core as small as possible.

#### *Minimum Number of Columns*

This parameter is relevant only if variable column type is selected. In this case, the core has to cope potentially with a wide range of possible values for the number of columns. If the smallest value that can actually occur is known, then the amount of logic in the core can sometimes be reduced. The largest possible value should be used for this parameter to keep the core as small as possible.

#### *Number of Selectable Columns*

If the selectable column type has been chosen, this parameter defines how many valid selection values have been defined in the COE file. Only add select values you need.

#### *Use Column Permute File*

This tells the Vivado IP catalog that a column permute vector exists in the COE file and column permutations are to be performed. Remember this is only possible for unpruned interleaver/de-interleavers.

#### *Row Type*

There are three possibilities:

- **Constant**: The number of rows is always equal to the Row Constant Value parameter.
- **Variable**: The number of rows is sampled from the ROW field in the Control Channel at the start of each new block. Row permutations are not supported for the variable row type.
- **Selectable**: The ROW\_SEL field in the Control Channel is sampled at the start of each new block. This value is then used to select from one of the possible values for number of rows provided in the COE file.

#### *Row Constant Value*

This parameter is relevant only if constant row type is selected. The number of rows is fixed at this value.



#### *ROW Field Width*

This parameter is relevant only if variable row type is selected. It sets the width of the ROW field in the Control Channel (ignoring padding). The smallest possible value should be used to keep the core as small as possible.

#### *Number of Selectable Rows*

If the selectable row type has been chosen, this parameter defines how many valid selection values have been defined in the COE file. Only add select values you need.

#### *Minimum Number of Rows*

This parameter is relevant only if variable row type is selected. In this case the core has to potentially cope with a wide range of possible values for the number of rows. If the smallest value that can actually occur is known, then the amount of logic in the core can sometimes be reduced. The largest possible value should be used for this parameter to keep the core as small as possible.

#### *Use Row Permute File*

This tells the Vivado IP catalog that a row permute vector exists in the COE file, and row permutations are to be performed. Remember this is possible only for unpruned interleaver/de-interleavers.

#### *Parameter Ranges*

Valid ranges for the parameters are provided in [Table 4-2](#page-55-1).



#### <span id="page-55-1"></span><span id="page-55-0"></span>*Table 4-2:* **Parameter Ranges**



#### *Table 4-2:* **Parameter Ranges** *(Cont'd)*



**Notes:** 

- <span id="page-56-1"></span>1. This parameter is limited such that the maximum depth of individual memories within the core do not exceed certain limits. The GUI detects if these limits have been exceeded. This can mean the maximum value allowed by the GUI appears to be less than the absolute maximum value given in [Table 4-2](#page-55-1). In reality, these parameters are limited by the maximum size of device available.
- <span id="page-56-4"></span>2. The branch length constant is the value entered as the constant difference between consecutive branches. The GUI displays the range of legal values, based on the restrictions mentioned in Note 1.
- <span id="page-56-2"></span>3. Block Size Constant must be within the following range:  $(R-1) * C < B$ lock Size Constant <= R \* C, where R = number of rows and C = number of columns. If there is only a single row, then Block Size Constant must equal the number of columns.
- <span id="page-56-3"></span>4. The resulting block size must be within the absolute limits for Block SIze Constant given in this table.

## **Using the Symbol Interleaver/De-interleaver IP Core**

The Vivado Customize IP dialog box performs error-checking on all input parameters. Resource estimation and latency information are also available.

Several files are produced when a core is generated, and customized instantiation templates for Verilog and VHDL design flows are provided in the .veo and .vho files, respectively. For detailed instructions, see the [Vivado Design Suite](https://www.xilinx.com/cgi-bin/docs/rdoc?v=2012.2;t=vivado+userguides) documentation.

### <span id="page-56-0"></span>**COE File Format**

In certain cases, some parameter values are passed to the Vivado IP catalog using a COE (COEfficient) file. This is an ASCII text file with a single radix header followed by several vectors. The radix can be 2, 10, or 16. Each vector must be terminated by a semi-colon.

The GUI reads the COE file and writes out one or more MIF files when the core is generated. The VHDL and Verilog behavioral simulation models for the core rely on these MIF files. For correct operation when using MIF files, they must be copied to the directory in which the simulation is to be run. The vectors used in the COE file differ depending on whether the core is a Forney Convolutional or Rectangular Block type.

#### *Forney Convolutional Type*

If the branch lengths are defined in a file, then it must be a correctly formatted COE file. The length of all the branches is defined in a comma-separated list in a branch length vector.



<span id="page-57-0"></span>[Figure 4-2](#page-57-0) shows an example COE file for a Forney Convolution interleaver with eight branches. The number of branches must also be set to 8 in the GUI.

radix= $10$ ;
branch_length_vector=
3,
10,
20,
40,
80,
160,
320,
640;

*Figure 4-2:* **Example Convolutional COE File**

<span id="page-57-1"></span>The branch length values can also be placed on a single line as shown in [Figure 4-3](#page-57-1).

radix=10; branch\_length\_vector=3,10,20,40,80,160,320,640;

*Figure 4-3:* **Example Convolutional COE File Values on a Single Line**

#### **COE Files for Multiple Configurations**

The COE file is used to specify the branch length constant and number of branches for each configuration.

<span id="page-57-2"></span>[Figure 4-4](#page-57-2) shows a COE file for an example with 16 configurations. If the CONFIG\_SEL field  $= 0$  then the interleaver has 128 branches and a branch length constant of 1. If the CONFIG\_SEL field = 3 then the interleaver has 64 branches and a branch length constant of 2.

> radix=10; number\_of\_branches\_vector= 128,128,128,64,128,32,128,16,128, 8,128,128,128,128,128,128; branch length constant vector= 1,1,2,2,3,4,4,8,5,16,6,1,7,1,8,1;

*Figure 4-4:* **ITU J.83 Annex B COE File**

The number of elements in the number of branches vector and the branch length constant vector must equal the number of configurations.



If the number of configurations is not a power of two, then out-of-range values on the CONFIG\_SEL field input results in the core selecting configuration 0.

It is possible to define the individual branch length for every branch in each configuration. If this option is selected, then the branch\_length\_constant\_vector must be replaced with a branch length vector. The number of elements in this vector must be the exact sum of all the elements of the number of branches vector. An example is shown in [Figure 4-5.](#page-58-0) In this example, if the CONFIG\_SEL field = 0, then an interleaver with branches of lengths 1, 2, 3, and 4 is selected. If the CONFIG\_SEL field = 1, an interleaver with branches of 4, 3, 2, and 1 is selected. This is one way of having a single core switch between interleaving and de-interleaving. If the CONFIG\_SEL field = 2, an interleaver with branches of 1, 4 and 5 is selected.

```
radix=10;
number_of_branches_vector=
4,4,3;
branch_length_vector=
1,2,3,4,4,3,2,1,1,4,5;
```
<span id="page-58-0"></span>

#### *Rectangular Block Type*

<span id="page-58-1"></span>If row or column permutations are to be used, then the row and/or column permutation vectors are passed to the Vivado IP catalog using a COE file. [Figure 4-6](#page-58-1) shows an example COE file for the permutations used in [Figure 2-5](#page-13-0).



#### *Figure 4-6:* **Example Rectangular COE File**

If the row or column type is "selectable," the row and/or column select vectors are also passed in using the COE file. These tell the core how to map the value sampled on the ROW\_SEL and COL\_SEL fields to a particular number of rows or columns. If row or column permutations are to be used in conjunction with selectable rows or columns, then it is possible to have a different permute vector for every row and column select value. For example, in [Figure 4-7](#page-59-0) there are three selectable row values. If the ROW SEL field = '00' the interleaver has three rows. '01' gives four rows and '10' gives five rows. '11' is an illegal ROW\_SEL value because a fourth value is not defined in the row select vector. Also, if the ROW SEL field ='00' the row permute vector is  $[2, 0, 1]$ . If the ROW SEL field='01' the



vector is [3, 2, 0, 1], and if the ROW\_SEL field='10' the vector is [0, 1, 2, 3, 4] (that is, no row permutations). The col select vector and col permute vector work in the same way.

<span id="page-59-0"></span>The supplied COE file must be compatible with the other parameters entered in the GUI, such as number of selectable rows.

```
radix=10;
row_select_vector=
3,4,5;
col_select_vector=
4,6,5;
row_permute_vector=
2,0,1,
3,2,0,1,
0,1,2,3,4;
col_permute_vector=
3,1,0,2,
3,1,0,2,4,5,
2,1,3,0,4;
```


### **Parameter Values**

[Table 4-3](#page-59-1) defines valid entries for the parameters. Parameters are not case sensitive. Default values are displayed in bold.

Xilinx strongly recommends that parameters are not manually edited in the XCI file; instead, use the Vivado IDE to configure the core and perform range and parameter value checking.

<b>XCI Parameter</b>	<b>Valid Values</b>	
architecture	rom_based, logic_based	
has_block_end	true, false	
block_size_constant_value	Integer in the range defined in Table 4-2 (default value is 15)	
block_size_port_width	Integer in the range defined in Table $4-2$ (default value is 4)	
block_size_type	constant, rows_columns, variable	
has_block_size_valid	true, false	
has_block_start	true, false	
branch_length_constant	Integer in the range defined in $Table 4-2$ (default value is 1)	

<span id="page-59-1"></span>*Table 4-3:* **Parameters**



#### *Table 4-3:* **Parameters** *(Cont'd)*







#### *Table 4-3:* **Parameters** *(Cont'd)*

## **System Generator for DSP Graphical User Interface**

The Symbol Interleaver/De-interleaver core is available through Xilinx System Generator for DSP, a design tool that enables the use of the model-based design environment Simulink® for FPGA design. The Symbol Interleaver/De-interleaver core is one of the DSP building blocks provided in the Xilinx blockset for Simulink. The core can be found in the Xilinx Blockset in the Communication section. The block is called "Interleaver/De-interleaver 7.1." See the System Generator User Manual for more information.

The controls in the System Generator GUI work identically to those in the Vivado IP catalog GUI, although the layout has changed slightly. See [Core Parameters](#page-47-0) for detailed information about all other parameters.

### **Output Generation**

For details, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [\[Ref 4\]](#page-75-1).

# **Constraining the Core**

There are no constraints associated with this core.

# **Simulation**

For comprehensive information about Vivado® simulation components, as well as information about using supported third-party tools, see the *Vivado Design Suite User Guide: Logic Simulation* (UG900) [\[Ref 7\]](#page-75-3).



# **Synthesis and Implementation**

For details about synthesis and implementation, see "Synthesizing IP" and "Implementing IP" in the *Vivado Design Suite User Guide: Designing with IP* (UG896) [\[Ref 4\].](#page-75-1)



**IMPORTANT:** *For cores targeting 7 series or Zynq-7000 devices, UNIFAST libraries are not supported. Xilinx IP is tested and qualified with UNISIM libraries only.*



*Chapter 5*

# Test Bench

When the core is generated using the Vivado<sup>®</sup> IP catalog, a demonstration test bench is created. This is a simple VHDL test bench that exercises the core.

The demonstration test bench source code is one VHDL file: demo\_tb/ tb <component name>.vhd in the Vivado IP catalog output directory. The source code is comprehensively commented.

# **Using the Demonstration Test Bench**

The demonstration test bench instantiates the generated Symbol Interleaver/De-interleaver core.

Compile the netlist and the demonstration test bench into the work library (see your simulator documentation for more information on how to do this). Then simulate the demonstration test bench. View the test bench signals in your simulator waveform viewer to see the operations of the test bench.

# **Demonstration Test Bench in Detail**

The demonstration test bench performs the following tasks:

- Instantiate the core
- Generate a clock signal
- Drive the core input signals to demonstrate core features (see following sections for details)
- Provide signals showing the separate fields of AXI4 TDATA and TUSER signals

The demonstration test bench drives the core input signals to demonstrate the features and modes of operation of the core. The test bench drives two blocks of incremental data into the Symbol Interleaver/De-interleaver core. The output of the core shows the same data but in an interleaved (or de-interleaved) manner. Alias signals are used to decode the AXI4 channels and allow easy viewing of the input and output data. The test bench does not manipulate aresetn or aclken even if they are enabled.



The operations performed by the demonstration test bench are appropriate for the configuration of the generated core, and are a subset of the following operations:

- 1. Sends control information to the core if relevant. The first control word is sent after the data, showing the Control Channel blocking the Data Input Channel. The second control word is sent immediately after the first, showing the Control Channel not blocking the Data Input Channel.
- 2. Sends the first block of symbols to the Symbol Interleaver/De-interleaver core with no wait states
- 3. Consumes the first block of symbols from the core with no wait states
- 4. Sends the second block of symbols to the Symbol Interleaver/De-interleaver core with wait states. The upstream master adds random wait states to the input symbols by de-asserting s axis data tvalid.
- 5. Consumes data from the core with wait states (wait states only when HAS\_DOUT\_TREADY = TRUE). The downstream slave adds random wait states to the output symbols by de-asserting m axis data tready.

# **Customizing the Demonstration Test Bench**

It is possible to modify the demonstration test bench to drive the core's inputs with different data or to perform different operations. The stimuli is configured in the 'proc\_stimuli\_manager' process using configuration objects which are then used by other processes to control the AXI4-Stream channels. The data is sent incrementally starting from 1 for each block. This is hardwired in the 'proc\_usdm' process (Upstream Data Master) but is can be changed. The clock frequency of the core can be modified by changing the CLK\_PERIOD constant.



# *Appendix A*

# Upgrading

This appendix contains information about migrating a design from ISE® to the Vivado® Design Suite, and for upgrading to a more recent version of the IP core. For customers upgrading in the Vivado Design Suite, important details (where applicable) about any port changes and other impact to user logic are included.

This appendix contains information about migrating a design from the ISE® Design Suite to the Vivado® Design Suite, and for upgrading to a more recent version of the IP core. For customers upgrading in the Vivado Design Suite, important details (where applicable) about any port changes and other impact to user logic are included.

# **Migrating to the Vivado Design Suite**

The Vivado Design Suite IP update feature can be used to update an existing file from v6.0, v7.0 and v7.1 to Symbol Interleaver/De-interleaver v8.0. The core can then be regenerated to create a new netlist.



**IMPORTANT:** *For v6.0 the update mechanism alone does not create a core compatible with v8.0. See [Instructions for Minimum Change Migration.](#page-69-0)* 

For information about migrating to the Vivado Design Suite, see the *ISE to Vivado Design Suite Migration Guide* (UG911) [\[Ref 6\]](#page-75-4).

# **Upgrading in the Vivado Design Suite**

This section provides information about any changes to the user logic or port designations that take place when you upgrade to a more current version of this IP core in the Vivado Design Suite.

### **Parameter Changes**

Symbol Interleaver/De-interleaver v8.0 has parameters additional to v6.0 for AXI-Stream support. [Table A-1](#page-66-0) shows the changes to the parameters from version 6.0 to version 8.0. There are no parameter, port nor behavior differences between versions 7.0, 7.1 and v8.0.



#### <span id="page-66-0"></span>*Table A-1:* **Parameter Changes from v6.0 to v8.0**







#### *Table A-1:* **Parameter Changes from v6.0 to v8.0** *(Cont'd)*

### **Port Changes**

[Table A-2](#page-67-0) details the changes to port naming, additional or deprecated ports and polarity changes from v6.0 and v7.1 to v8.0. There are no port differences between v7.0, v7.1 and v8.0.

<b>Version 6.0</b>	<b>Version 8.0</b>	<b>Notes</b>
<b>CLK</b>	<b>ACLK</b>	Rename only
<b>CE</b>	<b>ALCKEN</b>	Rename only
<b>SCLR</b>	ARESETN	Renamed. Polarity change (now active-Low). Minimum length now two clock cycles.
<b>DIN</b>	S_AXIS_DATA_TDATA	Renamed. See Data Input Channel.
ND.	S_AXIS_DATA_TVALID	Renamed
<b>RFD</b>	S_AXIS_DATA_TREADY	No longer optional
<b>FD</b>		Removed
<b>RFFD</b>		Removed
<b>ROW</b>	S_AXIS_CTRL_TDATA	Renamed, See Control Channel.
ROW_SEL	S_AXIS_CTRL_TDATA	Renamed, See Control Channel.
<b>COL</b>	S_AXIS_CTRL_TDATA	Renamed. See Control Channel.
COL_SEL	S_AXIS_CTRL_TDATA	Renamed, See Control Channel.
<b>BLOCK_SIZE</b>	S_AXIS_CTRL_TDATA	Renamed, See Control Channel.
CONFIG_SEL	S_AXIS_CTRL_TDATA	Renamed, See Control Channel.
NEW_CONFIG	S AXIS CTRL TVALID	Renamed.

<span id="page-67-0"></span>*Table A-2:* **Port Changes from Version 6.0 and v7.1 to Version 8.0**







### **Latency Changes**

There are no latency changes between v7.0, v7.1 and v8.0.

The latency of Symbol Interleaver/De-interleaver v8.0 is different compared to v6.0 in general. The update process cannot account for this and guarantee equivalent performance.

HAS\_DOUT\_TREADY = 0

The latency of the core increases by 1 clock cycle to that of the equivalent configuration of v6.0.

HAS\_DOUT\_TREADY = 1



The latency of the core is variable, so that only the minimum possible latency can be determined. The latency is a minimum of 3 cycles longer than for the equivalent configuration of v6.0. The update process cannot account for this and guarantee equivalent performance.

### <span id="page-69-0"></span>**Instructions for Minimum Change Migration**

Configuring the Symbol Interleaver/De-interleaver v8.0 to most closely mimic the behavior of v6.0 depends on the features used in v6.0. The first step is to turn off the TREADY on the Output Data Channel (set has dout tready = FALSE). Then:

- Handle newly mandatory features
	- If you use external memory and have inserted registers between that and the core, set external memory latency to the appropriate value
	- ND (now s axis data tvalid) is no longer optional and has to be driven to 1 to pass symbol data to the core.
	- RFD (now s axis data tready) is no longer optional and has to be used in the transfer of data to the core. Asserting s axis data tvalid is not enough to transfer symbols to the core. If s axis data tready is 0, these symbols are ignored
	- RDY (now m\_axis\_data\_tvalid) in Rectangular mode is no longer optional. It must be used to control the transfer of data from the core. It is no longer completely possible to just rely on latency to calculate when symbols appear.
	- NDO (now m\_axis\_data\_tvalid) in Forney mode is no longer optional. It must be used to control the transfer of data from the core. It is no longer completely possible to just rely on latency to calculate when symbols appear.
- Handle Changed Features
	- If you previously had SCLR set to TRUE then remember that the reset pulse is now active-Low and must be a minimum of two clock cycles long.
	- If you previously had SCLR set to TRUE and CE set to TRUE, note that reset now overrides clock enable. In v6.0 asserting both at the same time would not result in a reset. In v8.0, asserting both at the same time results in a reset.
	- Illegal blocks now are always aborted in Rectangular mode. When the block is recognized as illegal, the core treats subsequent symbols as belonging to a new block. This can lead to synchronization issues between the core and the system.

**RECOMMENDED:** *Xilinx recommends either not injecting illegal blocks, or resetting the core using aresetn when an event\_\*\_valid signal is seen as 0.*

- Handle Obsolete features
	- FD is no longer available. The core starts a block when:



- The first symbol is seen after a reset.
- When the first symbol is seen after the end of a block in Rectangular mode.
- When the first symbol is seen after the end of a block in Forney mode. This is when the commutator reaches branch 0 after s axis data tlast has been asserted
- FD abort is no longer available. Enough symbol data has to be supplied to bring a block to a natural conclusion, or aresetn has to be used to reset the core.

In Forney mode, this means blocks must now be an integer multiple of the number of branches in use.

### **Functionality Changes**

There are no functionality changes from version 7.0 and 7.1 to v8.0. The changes in functionality from version 6.0 to version 8.0 are that the interfaces have been changed to be AXI4-Stream.

### **Simulation**

Starting with Interleaver/De-Interleaver v8.0 (2013.3 version), behavioral simulation models have been replaced with IEEE P1735 Encrypted VHDL. The resulting model is bit and cycle accurate with the final netlist. For more information on simulation, see the *Vivado Design Suite User Guide: Logic Simulation* (UG900) [\[Ref 7\].](#page-75-3)



# *Appendix B*

# Debugging

This appendix includes details about resources available on the Xilinx Support website and debugging tools. In addition, this appendix provides a step-by-step debugging process and a flow diagram to guide you through debugging the Interleaver/De-Interleaver core.

**TIP:** *If the IP generation halts with an error, there might be a license issue. See [License Checkers in](#page-7-0)  [Chapter 1](#page-7-0) for more details.*

# **Finding Help on Xilinx.com**

To help in the design and debug process when using the Interleaver/De-Interleaver, the [Xilinx Support web page](https://www.xilinx.com/support) contains key resources such as product documentation, release notes, answer records, information about known issues, and links for obtaining further product support.

### **Documentation**

This product guide is the main document associated with the Interleaver/De-Interleaver. This guide, along with documentation related to all products that aid in the design process, can be found on the Xilinx Support web page or by using the Xilinx Documentation Navigator.

Download the Xilinx Documentation Navigator from the [Downloads page](https://www.xilinx.com/support/download.html). For more information about this tool and the features available, open the online help after installation.

### **Answer Records**

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that users have access to the most accurate information available.

Answer Records for this core are listed below, and can be located by using the Search Support box on the main [Xilinx support web page.](https://www.xilinx.com/support) To maximize your search results, use proper keywords such as


- Product name
- Tool message(s)
- Summary of the issue encountered

A filter search is available after results are returned to further target the results.

### **Master Answer Record for the Interleaver/De-Interleaver**

AR [54503](https://www.xilinx.com/support/answers/54503.html)

### **Technical Support**

Xilinx provides technical support in the [Xilinx Support web page](https://www.xilinx.com/support) for this LogiCORE<sup>™</sup> IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support if you do any of the following:

- Implement the solution in devices that are not defined in the documentation.
- Customize the solution beyond that allowed in the product documentation.
- Change any section of the design labeled DO NOT MODIFY.

To contact Xilinx Technical Support, navigate to the [Xilinx Support web page](https://www.xilinx.com/support).

# **Debug Tools**

There are tools available to address Interleaver/De-Interleaver design issues. It is important to know which tools are useful for debugging various situations.

### **Vivado Design Suite Debug Feature**

The Vivado® Design Suite debug feature inserts logic analyzer and virtual I/O cores directly into your design. The debug feature also allows you to set trigger conditions to capture application and integrated block port signals in hardware. Captured signals can then be analyzed. This feature represents the functionality in the Vivado IDE that is used for logic debugging and validation of a design running in Xilinx FPGAs in hardware.

The Vivado logic analyzer is used to interact with the logic debug LogiCORE IP cores, including:

- ILA 2.0 (and later versions)
- VIO 2.0 (and later versions)



# **Simulation Debug**

The simulation debug flow for Mentor Graphics Questa® Advanced Simulator is shown in [Figure B-1](#page-73-0). A similar approach can be used with other simulators.

<span id="page-73-0"></span>

*Figure B-1:* **Simulation Flow**



# **Interface Debug**

### **AXI4-Stream Interfaces**

If data is not being transmitted or received, check the following conditions:

- If transmit <interface\_name>\_tready is stuck Low following the <interface\_name>\_tvalid input being asserted, the core cannot send data.
- If the receive <interface name> tvalid is stuck Low, the core is not receiving data.
- Check that the ACLK inputs are connected and toggling.
- Check that the AXI4-Stream waveforms are being followed (See [Figure 3-1](#page-30-0), [Figure 3-9](#page-42-0) and [Figure 3-10\)](#page-42-1).
- Check core configuration.



*Appendix C*

# Additional Resources and Legal Notices

## **Xilinx Resources**

For support resources such as Answers, Documentation, Downloads, and Forums, see [Xilinx](https://www.xilinx.com/support)  [Support](https://www.xilinx.com/support).

## **References**

These documents provide supplemental material useful with this user guide:

- 1. *Xilinx AXI Reference Guide* ([UG761](https://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_ref_guide;v=latest;d=ug761_axi_reference_guide.pdf))
- 2. AMBA® AXI4-Stream Protocol Specification ([ARM IHI 0051A\)](http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ihi0051a/index.html)
- 3. *Vivado Design Suite User Guide: Designing IP Subsystems using IP integrator* ([UG994](https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug994-vivado-ip-subsystems.pdf))
- 4. *Vivado Design Suite User Guide: Designing with IP* [\(UG896\)](https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug896-vivado-ip.pdf)
- 5. *Vivado Design Suite User Guide: Getting Started* ([UG910\)](https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug910-vivado-getting-started.pdf)
- 6. *Vivado Design Suite User Guide Migration Methodology Guide* [\(UG911\)](https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug911-vivado-migration.pdf)
- 7. *Vivado Design Suite User Guide: Logic Simulation* ([UG900](https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug900-vivado-logic-simulation.pdf))
- 8. *Vivado Design Suite User Guide, Designing with IP* [\(UG896\)](https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug896-vivado-ip.pdf)

# **Revision History**

The following table shows the revision history for this document.







# **Please Read: Important Legal Notices**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at [https://www.xilinx.com/legal.htm#tos;](https://www.xilinx.com/legal.htm#tos) IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at [https://www.xilinx.com/legal.htm#tos.](https://www.xilinx.com/legal.htm#tos)

#### **AUTOMOTIVE APPLICATIONS DISCLAIMER**

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

© Copyright 2012–2021 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. AMBA, AMBA Designer, Arm, ARM1176JZ-S, CoreSight, Cortex, PrimeCell, Mali, and MPCore are trademarks of Arm Limited in the EU and other countries.MATLAB and Simulink are registered trademarks of The MathWorks, Inc. All other trademarks are the property of their respective owners.

