LogiCORE IP XADC Wizard v2.3

Product Guide

PG091 October 16, 2012





Table of Contents

SECTION I: SUMMARY

IP Facts

Chapter 1: Overview

Operating System Requirements	7
Feature Summary	7
Applications	7
Before You Begin	7
nstalling the Wizard	8
/erifying Your Installation	8
icensing and Ordering Information	9

Chapter 2: Product Specification

Functional Overview	10
Standards	10
Performance	11
Resource Utilization	11
Port Descriptions	11
Register Space	14
XADC Wizard Register Descriptions for AXI4-Lite Interface	15
XADC Wizard Local Register Grouping for AXI4-Lite Interface	22
XADC Wizard Interrupt Controller Register Grouping for AXI4-Lite Interface	26
XADC Hard Macro Register (DRP Register) Grouping for AXI4-Lite Interface	30

Chapter 3: Designing with the Core

XADC Design Parameters	32
Parameter – Port Dependencies	33
Clocking	33
Resets	33
Protocol Description	34

E XILINX.

SECTION II: VIVADO DESIGN SUITE

Chapter 4: Customizing and Generating the Core

GUI	36
Generating the Core for 7 Series Devices	38
Output Generation	45

Chapter 5: Constraining the Core

Required Constraints	46
Device, Package, and Speed Grade Selections	46
Clock Frequencies	46
Clock Management	46

Chapter 6: Detailed Example Design

Directory and File Contents	47
Simulation Scripts	51
Example Design	52
Demonstration Test Bench	52
Open Example Project Flow	53

SECTION III: APPENDICES

Appendix A: Migrating

Parameter Changes in the XCI File	55
Port Changes	55
Functionality Changes	55

Appendix B: Debugging

56
•

Appendix C: Additional Resources

Xilinx Resources	57
Feedback	57
References	58
Technical Support	58
Revision History	59
Notice of Disclaimer	59



SECTION I: SUMMARY

IP Facts

Overview

Product Specification

Designing with the Core

IP Facts

Introduction

The LogiCORE[™] IP Xilinx[®] Analog-to-Digital Converter (XADC) Wizard provides related information, including recommended design experience, additional resources, technical support, and submitting feedback to Xilinx.

Features

- Analog to digital conversion
- FPGA temperature and voltage monitoring
- Generate alarms based on user set parameters
- Optional AXI4-Lite interface based on the AXI4 specification
- Simple user interface
- Easy configuration of various modes and parameters
- Simple interface for channel selection and configuration
- Ability to select/deselect alarm outputs and set alarm limits
- Calculates all the parameters and register values

LogiCORE IP Facts Table			
Core Specifics			
Supported Device Family ⁽¹⁾	Zynq [™] -7000 ⁽²⁾ , Virtex [®] -7 [Ref 1], Kintex [™] -7 [Ref 1], Artix [™] -7 [Ref 1]		
Supported User Interfaces	AXI4-Lite		
Resources	See Table 2-1.		
Provided with Core			
Design Files	Verilog and VHDL		
Example Design	Verilog and VHDL		
Test Bench	Verilog and VHDL		
Constraints File	Vivado: XDC		
Simulation Model	Not Provided		
Supported S/W Driver ⁽³⁾	Standalone		
Tested Design Flows ⁽⁴⁾			
Design Entry	Vivado Design Suite v2012.3 ⁽⁵⁾		
Simulation	Vivado Simulator, Mentor Graphics ModelSim, Cadence Incisive Enterprise Simulator (IES), Synopsys VCS and VCS MX		
Synthesis	Vivado Synthesis Synopsys Synplify PRO		
Support			
Provided by Xilinx @ www.xilinx.com/support			

Notes:

- 1. For a complete listing of supported devices, see the release notes for this core.
- 2. Supported in ISE Design Suite implementations only.
- Standalone driver details can be found in the EDK or SDK directory (*<install_directory>*/doc/usenglish/ xilinx_drivers.htm). Linux OS and driver support information is available from <u>//wiki.xilinx.com</u>.
- 4. For the supported versions of the tools, see the Xilinx Design Tools: Release Notes Guide.
- 5. Supported only 7 series devices.



Chapter 1

Overview

The XADC Wizard generates Verilog or VHDL Register Transfer Level (RTL) source code to configure the XADC primitive in Xilinx 7 series FPGAs. An example design and simulation test bench demonstrate how to integrate the core into user designs.

The XADC Wizard is included with the ISE and Vivado Design Suite software. For information about system requirements and installation, see Chapter 2, Installing the Wizard. Version 2.3 of the XADC Wizard is a Vivado-only update. The information in this version of the product guide covers use of the wizard in Vivado Design Suite only.



The top-level block diagram for the LogiCORE IP XADC core is shown in Figure 1-1.

Figure 1-1: XADC IP Core Block Diagram

www.xilinx.com

Operating System Requirements

For a list of system requirements, see the Xilinx Design Tools: Release Notes Guide.

Feature Summary

- Analog to digital conversion
- FPGA temperature and voltage monitoring
- Generate alarms based on user set parameters
- Optional AXI4-Lite interface based on the AXI4 specification
- Simple user interface
- Easy configuration of various modes and parameters
- Simple interface for channel selection and configuration
- · Ability to select/deselect alarm outputs and set alarm limits
- Calculates all the parameters and register values

Applications

The XADC Wizard is ideally suited for high-volume applications such as Multi-Function Printers (MFP), digital SLR cameras, Motor Control, Power Conversion, Touch/Gesture-based HMI, anti-tamper security, and system management.

Before You Begin

Before installing the Wizard, you must have a MySupport account. If you already have an account and have the software installed, go to Installing the Wizard; otherwise,

• Click **Login** at the top of the Xilinx home page then follow the onscreen instructions to create a MySupport account.

Installing the Wizard

Version 2.3 of the XADC Wizard is included with the Vivado Design Suite 2012.3, and is accessed from the Vivado IP catalog within that toolset. v2012.3 of the Vivado Design Suite can be downloaded from the Xilinx Download Center, <u>www.xilinx.com/support/download/index.htm</u>.

For details, see the Vivado Design Suite Release Notes and Installation Guide.

Verifying Your Installation

Use the following procedure to verify that you have successfully installed the XADC Wizard in the Vivado tools.

- 1. Start Vivado.
- 2. After creating a new 7 series family project or opening an existing one, the IP catalog appears at the right side of the window, as shown in Figure 1-2.

Eile Edit Flow To	ols <u>W</u> indow Layout <u>V</u> iew <u>H</u> elp			Q- Search commands
🦽 😂 ҧ 🖓 🕞 🕇	h 🗙 👂 🕨 🐂 🚳 🐝 ∑ 🎯 🔚 Defr	ault Layout 🛛 👻 🍇		Ready
Flow Navigator 《	Project Manager - my_prj			×
Q. II 🖨	Sources _ 🗆 🛃 🗙	∑ Project Summary × ∳ IP Catalog ×		
A Project Manan	९. 🛣 🖨 📾 🐮 🗎 🛃	Search: Q.		
 G Project Se Add Source IP Catalog IP Integrator Create Blo Open Bloc Simulation Simulation 	Constraints (1)	Name Name Automotive & Industrial Automotive & Industrial BaselP BaselP Communication & Networking Debug & Verification Cligital Signal Processing Debug & FPGA Features and Design Clocking Debug & Io Interfaces	= 1 Version = 2 AXI4	Status License
Run Simula Doen Stat RTL Analysis RTL Analysis Synthesis Synthesis Run Synth Mun Synth Mun Synth Mun Synth Mun Synth Mun Synth Mun Synth	Hierarchy Libraries Compile Order	Soft Error Mitigation Soft Error Mitigation XADC XADC Soft Error Mitigation Soft Error Mitigation	2.3 AX04-Lite	Production Included
ImplementRun Impler	IP library: ip Description: The XADC Wizard ger	Name: XADC Wizard		÷
Ø Den Imple	Tcl Console			- 0 2 ×
 Program and Det Bitstream Generate Open Harc Launch IM 	Type a Tcl command here	og 📓 Reports 🗳 Design Runs		4

Figure 1-2: Vivado IP Catalog

 Determine if the installation was successful by verifying that XADC Wizard appears at the following location in the catalog list:
 (EPGA Features and Design (XADC)

/FPGA Features and Design/XADC.

Licensing and Ordering Information

This Xilinx LogiCORE IP module is provided at no additional cost with the Xilinx Vivado Design Suite tool under the terms of the <u>Xilinx End User License Agreement</u>. The Wizard can be generated by the Xilinx Vivado IP catalog, which is a standard component of the Xilinx Vivado Design Suite. This version of the core can be generated using the Vivado IP catalog 2012.3. For more information, visit the <u>Architecture Wizards web page</u>.

Information about this and other Xilinx LogiCORE IP modules is available at the <u>Xilinx</u> <u>Intellectual Property</u> page. For information on pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your <u>local Xilinx sales representative</u>.





Product Specification

This chapter describes the GUI and follows the same flow required to set up the XADC primitive using v2.3 of the wizard. Tool tips are available in the GUI for most features; place your mouse over the relevant text, and additional information is provided in a pop-up dialog.

Functional Overview

The XADC Wizard is an interactive graphical user interface (GUI) that instantiates a XADC block configured to your requirements. Using the wizard, users can explicitly configure the XADC to operate in the desired mode. The GUI allows you to select the channels, enable alarms, and set the alarm limits. You can select AXI4-Lite, DRP, or None interface using the Interface selection.

XADC Functional Features

Major functional XADC features can be used to determine an appropriate mode of operation. These features include:

- Analog to digital conversion
- FPGA temperature and voltage monitoring
- Generate alarms based on user set parameters

Standards

The LogiCORE[™] IP XADC Wizard core contains an AXI4-Lite interface, which is based on the AMBA[®] AXI4 specification.

Performance

If the user enables averaging of the channel, then data capture rate gets reduced depending on the averaging selected. Choose the appropriate value to match your requirement. Analog Input noise from the supply or board can deviate the expected 12-bit digital output.

Maximum Frequencies

The maximum S_AXI_ACLK/DCLK clock frequency supported is 250 MHz.

Resource Utilization

Because the XADC Wizard IP core can be used with other design modules in the FPGA, the utilization numbers reported in this section are estimates only.

Table 2-1 details the XADC Wizard IP Core resource utilization when AXI4-Lite is selected as the interface. These are measured with Xilinx[®] 7 series FPGAs and Zynq[™]-7000 devices as the target device for interrupt logic enabled or disabled.

Parameter Values (Other parameters at default values)	alues (Other parameters at default values) Device Resources	
C_INCLUDE_INTR	Slice Flip-Flops	LUTs
0	120	148
1	200	239

Table 2-1: 7 Series and Zynq-7000 Devices Resource Estimates

When DRP interface is selected, XADC Wizard uses XADC primitive only. Therefore, no LUTs are used as resource.

Port Descriptions

Table 2-2 describes the input and output ports provided from the XADC Wizard. Availability of ports is controlled by user-selected parameters. For example, when Dynamic Reconfiguration is selected, only ports associated with Dynamic Reconfiguration are exposed. Any port that is not exposed is tied off or connected to a signal labeled as "unused" in the delivered source code.

Port	Direction	Description
DI_IN[15:0]	Input	Input data bus for the dynamic reconfiguration port (DRP).
DO_OUT[15:0]	Output	Output data bus for the dynamic reconfiguration port.
DADDR_IN[6:0]	Input	Address bus for the dynamic reconfiguration port.
DEN_IN	Input	Enable signal for the dynamic reconfiguration port.
DWE_IN	Input	Write enable for the dynamic reconfiguration port.
DCLK_IN	Input	Clock input for the dynamic reconfiguration port.
DRDY_OUT	Output	Data ready signal for the dynamic reconfiguration port.
RESET_IN	Input	Reset signal for the XADC control logic and maximum/ minimum registers.
CONVST_IN	Input	Convert start input. This input is used to control the sampling instant on the ADC input and is only used in Event Mode Timing (see Event-Driven Sampling in the 7 Series FPGAs XADC User Guide [Ref 2].
CONVSTCLK_IN	Input	Convert start input. This input is connected to a global clock input on the interconnect. Like CONVST, this input is used to control the sampling instant on the ADC inputs and is only used in Event Mode Timing.
VP_IN VN_IN	Input	One dedicated analog-input pair. The XADC has one pair of dedicated analog-input pins that provide a differential analog input.
VAUXP15[15:0] VAUXN15[15:0]	Inputs	16 auxiliary analog-input pairs. Also, the XADC uses 16 differential digital-input pairs as low-bandwidth differential analog inputs. These inputs are configured as analog during FPGA configuration.
USER_TEMP_ALARM_OUT	Output	XADC temperature-sensor alarm output.
VCCINT_ALARM_OUT	Output	XADC VCCINT-sensor alarm output.
VCCAUX_ALARM_OUT	Output	XADC VCCAUX-sensor alarm output.
OT_OUT	Output	Over-Temperature alarm output.
CHANNEL_OUT[4:0]	Outputs	Channel selection outputs. The ADC input MUX channel selection for the current ADC conversion is placed on these outputs at the end of an ADC conversion.
EOC_OUT	Output	End of Conversion signal. This signal transitions to an active-High at the end of an ADC conversion when the measurement result is written to the status registers. For detailed information, see the XADC Timing section in the 7 Series FPGAs XADC User Guide [Ref 2].
EOS_OUT	Output	End of Sequence. This signal transitions to an active-High when the measurement data from the last channel in the Channel Sequencer is written to the status registers. For detailed information, see the XADC Timing section in the 7 Series FPGAs XADC User Guide [Ref 2].

Table 2-2: XADC I/O Signals

Port	Direction	Description
BUSY_OUT	Output	ADC busy signal. This signal transitions High during an ADC conversion. This signal transitions High for an extended period during calibration.
JTAGLOCKED_OUT	Output	Used to indicate that DRP port has been locked by the JTAG interface.
JTAGMODIFIED_OUT	Output	Used to indicate that a JTAG write to the DRP has occurred
JTAGBUSY_OUT	Output	Used to indicate that a JTAG DRP transaction is in progress
VBRAM_ALARM_OUT	Output	XADC VBRAM sensor alarm output.
VCCPINT_ALARM_OUT	Output	XADC VCCPINT sensor alarm output.
VCCPAUX_ALARM_OUT	Output	XADC VCCPAUX sensor alarm output.
VCCDDRO_ALARM_OUT	Output	XADC VCCDDRO sensor alarm output.
MUXADDR_OUT[4:0]	Output	Use in external multiplexer mode to decode external MUX channel.
ALARM_OUT	Output	Logic OR of alarms. Can be used to flag occurrence of any alarm.
S_AXI_ACLK	Input	AXI Clock
S_AXI_ARESETN	Input	AXI Reset, Active-Low
S_AXI_AWADDR[(C_S_AXI_A DDR_WIDTH - 1) : 0]	Input	AXI Write address. The write address bus gives the address of the write transaction.
S_AXI_AWVALID	Input	Write address valid. This signal indicates that a valid write address and control information are available.
S_AXI_AWREADY	Output	Write address ready. This signal indicates that the slave is ready to accept an address and associated control signals.
S_AXI_WDATA[(C_S_AXI_ DATA_WIDTH - 1):0]	Input	Write data
S_AXI_WSTB[((C_S_AXI_ DATA_WIDTH/8) - 1):0]	Input	Write strobes. This signal indicates which byte lanes to update in memory.
S_AXI_WVALID	Input	Write valid. This signal indicates that valid write data and strobes are available.
S_AXI_WREADY	Output	Write ready. This signal indicates that the slave can accept the write data.
S_AXI_BRESP[1:0]	Output	Write response. This signal indicates the status of the write transaction 00 = OKAY (normal response) 10 =SLVERR (error condition) 11 = DECERR (not issued by core)
S_AXI_BVALID	Output	Write response valid. This signal indicates that a valid write response is available.
S_AXI_BREADY	Input	Response ready. This signal indicates that the master can accept the response information.

Table 2-2: XADC I/O Signals (Cont'd)

Direction	Description
Input	Read address. The read address bus gives the address of a read transaction.
Input	Read address valid. This signal indicates, when HIGH, that the read address and control information is valid and remains stable until the address acknowledgement signal, S_AXI_ARREADY, is high.
Output	Read address ready. This signal indicates that the slave is ready to accept an address and associated control signals.
Output	Read data
Output	Read response. This signal indicates the status of the read transfer. 00 = OKAY (normal response) 10 =SLVERR (error condition) 11 = DECERR (not issued by core)
Output	Read valid. This signal indicates that the required read data is available and the read transfer can complete.
Input	Read ready. This signal indicates that the master can accept the read data and response information.
	Direction Input Input Output Output Output Output Input

Table 2-2: XADC I/O Signals (Cont'd)

Notes:

1. AXI4-Lite ports are available only when Interface selection is AXI4-Lite.

2. DRP, JTAG, and RESET_IN ports are not available when AXI4-Lite interface is selected.

Register Space

The XADC functionality is configured through control registers (See the Register File Interface sections in the 7 Series FPGAs XADC User Guide [Ref 2]). Table 2-3 lists the attributes associated with these control registers. These control registers can be initialized using HDL by configuring attaching HDL attributes to the XADC primitive instance and configuring them according to Table 2-3. The control registers can also be initialized through the AXI4-Lite or DRP at run time. The XADC Wizard simplifies the initialization of these control registers in the HDL instantiation by automatically configuring them to implement the operating behavior you specify using the IP core GUI.

Table 2-3: XADC Attributes

Attribute	Name	Control Reg Address	Description
INIT_40	Configuration register 0	40h	
INIT_41	Configuration register 1	41h	XADC configuration registers. For detailed information, see the 7 Series FPGAs XADC User Guide [Ref 2].
INIT_42	Configuration register 2	42h	
INIT_48 to INIT_4F	Sequence registers	48h to 4Fh	Sequence registers used to program the Channel Sequencer function in the XADC. For detailed information, see the 7 Series FPGAs XADC User Guide [Ref 2].
INIT_50 to INIT_5F	Alarm Limits registers	50h to 5Fh	Alarm threshold registers for the XADC alarm function. For detailed information, seethe 7 Series FPGAs XADC User Guide [Ref 2].
SIM_MONITOR_ FILE	Simulation Analog Entry File	_	This is the text file that contains the analog input stimulus. This is used for simulation.
SIM_DEVICE	Device family information	-	Specifies the device family. For 7 Series devices, this value is "7Series".

XADC Wizard Register Descriptions for AXI4-Lite Interface

Table 2-4 shows the XADC Wizard IP Core registers and their corresponding addresses.

Table 2-4:	IP Co	re Rea	gisters

Base Address + Offset (hex)	Register Name	Access Type	Default Value (hex)	Description
	XAC	OC Wizard Loca	l Register G	rouping
C_BASEADDR + 0x00	Software Reset Register (SRR)	Write ⁽¹⁾	N/A	Software reset register
C_BASEADDR + 0x04	Status Register (SR)	Read ⁽²⁾	N/A	Status register
C_BASEADDR + 0x08	Alarm Output Status Register (AOSR)	Read ⁽²⁾	0x0	Alarm output status register
C_BASEADDR + 0x0C	CONVST Register (CONVSTR)	Write ⁽¹⁾	N/A	ADC convert start register ⁽³⁾

Table 2-4: IP Core Registers (Cont'd)

Base Address + Offset (hex)	Register Name	Access Type	Default Value (hex)	Description
C_BASEADDR + 0x10	XADC Reset Register (SYSMONRR)	Write ⁽¹⁾	N/A	XADC hard macro reset register
	XADC Wiza	rd Interrupt Co	ontroller Re	gister Grouping
C_BASEADDR + 0x5C	Global Interrupt Enable Register (GIER)	R/W	0x0	Global interrupt enable register
C_BASEADDR + 0x60	IP Interrupt Status Register (IPISR)	R/TOW ⁽⁴⁾	N/A	IP interrupt status register
C_BASEADDR + 0x68	IP Interrupt Enable Register (IPIER)	R/W	0x0	IP interrupt enable register
	XADC W	izard Hard Ma	cro Register	Grouping ⁽⁵⁾
C_BASEADDR + 0x200	Temperature	Read ⁽⁶⁾	N/A	The 12-bit Most Significant Bit (MSB) justified result of on-device temperature measurement is stored in this register.
C_BASEADDR + 0x204	V _{CCINT}	Read ⁽⁶⁾	N/A	The 12-bit MSB justified result of on-device V _{CCINT} supply monitor measurement is stored in this register.
C_BASEADDR + 0x208	V _{CCAUX}	Read ⁽⁶⁾	N/A	The 12-bit MSB justified result of on-device V _{CCAUX} Data supply monitor measurement is stored in this register.
C_BASEADDR + 0x20C	V _P /V _N	R/W ⁽⁷⁾	0x0	When read: The 12-bit MSB justified result of A/D conversion on the dedicated analog input channel (Vp/Vn) is stored in this register.When written: Write to this register resets the XADC hard macro. No specific data is required.
C_BASEADDR + 0x210	V _{REFP}	Read ⁽⁶⁾	0x0	The 12-bit MSB justified result of A/D conversion on the reference input $\rm V_{\rm REFP}$ is stored in this register.
C_BASEADDR + 0x214	V _{REFN}	Read ⁽⁶⁾	0x0	The 12-bit MSB justified result of A/D conversion on the reference input V_{REFN} is stored in this register.
C_BASEADDR + 0x218	VBRAM	Read ⁽⁶⁾	0x0	The 12-bit MSB justified result of A/D conversion on the reference input V_{BRAM} is stored in this register.

 Table 2-4:
 IP Core Registers (Cont'd)

Base Address + Offset (hex)	Register Name	Access Type	Default Value (hex)	Description
C_BASEADDR + 0x21C	Undefined	N/A	Undefined	These locations are unused and contain invalid data.
C_BASEADDR + 0x220	Supply Offset	Read ⁽⁶⁾	N/A	The calibration coefficient for the supply sensor offset is stored in this register.
C_BASEADDR + 0x224	ADC Offset	Read ⁽⁶⁾	N/A	The calibration coefficient for the ADC offset calibration is stored in this register.
C_BASEADDR + 0x228	Gain Error	Read ⁽⁶⁾	N/A	The calibration coefficient for the gain error is stored in this register.
C_BASEADDR + 0x22C to C_BASEADDR + 0x230	Undefined	N/A	Undefined	These locations are unused and contain invalid data.
C_BASEADDR + 0x234	Zynq-7000 Device Core Supply	N/A	Read	The VCCINT of PSS core supply. Present only on Zynq™-7000 devices.
C_BASEADDR + 0x238	Zynq-7000 Device Core Aux Supply	Read	N/A	The VCCAUX of PSS core supply. Present only on Zynq-7000 devices.
C_BASEADDR + 0x23C	Zynq-7000 Device Core Memory Supply	Read	N/A	The VCCMEM of PSS core supply. Present only on Zynq-7000 devices.
C_BASEADDR + 0x240	V _{AUXP} [0]/ V _{AUXN} [0]	Read ⁽⁶⁾	0x0	The 12-bit MSB justified result of A/D conversion on the auxiliary analog input 0 is stored in this register.
C_BASEADDR + 0x244	V _{AUXP} [1]/ V _{AUXN} [1]	Read ⁽⁶⁾	0x0	The 12-bit MSB justified result of A/D conversion on the auxiliary analog input 1 is stored in this register.
C_BASEADDR + 0x248	V _{AUXP} [2]/ V _{AUXN} [2]	Read ⁽⁶⁾	0x0	The 12-bit MSB justified result of A/D conversion on the auxiliary analog input 2 is stored in this register.
C_BASEADDR + 0x24C	V _{AUXP} [3]/ V _{AUXN} [3]	Read ⁽⁶⁾	0x0	The 12-bit MSB justified result of A/D conversion on the auxiliary analog input 3 is stored in this register.
C_BASEADDR + 0x250	V _{AUXP} [4]/ V _{AUXN} [4]	Read ⁽⁶⁾	0x0	The 12-bit MSB justified result of A/D conversion on the auxiliary analog input 4 is stored in this register.
C_BASEADDR + 0x254	V _{AUXP} [5]/ V _{AUXN} [5]	Read ⁽⁶⁾	0x0	The 12-bit MSB justified result of A/D conversion on the auxiliary analog input 5 is stored in this register.
C_BASEADDR + 0x258	V _{AUXP} [6]/ V _{AUXN} [6]	Read ⁽⁶⁾	0x0	The 12-bit MSB justified result of A/D conversion on the auxiliary analog input 6 is stored in this register.

 Table 2-4:
 IP Core Registers (Cont'd)

Base Address + Offset (hex)	Register Name	Access Type	Default Value (hex)	Description
C_BASEADDR + 0x25C	V _{AUXP} [7]/ V _{AUXN} [7]	Read ⁽⁶⁾	0x0	The 12-bit MSB justified result of A/D conversion on the auxiliary analog input 7 is stored in this register.
C_BASEADDR + 0x260	V _{AUXP} [8]/ V _{AUXN} [8]	Read ⁽⁶⁾	0x0	The 12-bit MSB justified result of A/D conversion on the auxiliary analog input 8 is stored in this register.
C_BASEADDR + 0x264	V _{AUXP} [9]/ V _{AUXN} [9]	Read ⁽⁶⁾	0x0	The 12-bit MSB justified result of A/D conversion on the auxiliary analog input 9 is stored in this register.
C_BASEADDR + 0x268	V _{AUXP} [10]/ V _{AUXN} [10]	Read ⁽⁶⁾	0x0	The 12-bit MSB justified result of A/D conversion on the auxiliary analog input 10 is stored in this register.
C_BASEADDR + 0x26C	V _{AUXP} [11]/ V _{AUXN} [11]	Read ⁽⁶⁾	0x0	The 12-bit MSB justified result of A/D conversion on the auxiliary analog input 11 is stored in this register.
C_BASEADDR + 0x270	V _{AUXP} [12]/ V _{AUXN} [12]	Read ⁽⁶⁾	0x0	The 12-bit MSB justified result of A/D conversion on the auxiliary analog input 12 is stored in this register.
C_BASEADDR + 0x274	V _{AUXP} [13]/ V _{AUXN} [13]	Read ⁽⁶⁾	0x0	The 12-bit MSB justified result of A/D conversion on the auxiliary analog input 13 is stored in this register.
C_BASEADDR + 0x278	V _{AUXP} [14]/ V _{AUXN} [14]	Read ⁽⁶⁾	0x0	The 12-bit MSB justified result of A/D conversion on the auxiliary analog input 14 is stored in this register.
C_BASEADDR + 0x27C	V _{AUXP} [15]/ V _{AUXN} [15]	Read ⁽⁶⁾	0x0	The 12-bit MSB justified result of A/D conversion on the auxiliary analog input 15 is stored in this register.
C_BASEADDR + 0x280	Max Temp	Read ⁽⁶⁾	N/A	The 12-bit MSB justified maximum temperature measurement.
C_BASEADDR + 0x284	Max V _{CCINT}	Read ⁽⁶⁾	N/A	The 12-bit MSB justified maximum V _{CCINT} measurement.
C_BASEADDR + 0x288	Max V _{CCAUX}	Read ⁽⁶⁾	N/A	The 12-bit MSB justified maximum V _{CCAUX} measurement.
C_BASEADDR + 0x28C	Max VBRAM	Read ⁽⁶⁾	N/A	The 12-bit MSB justified maximum V _{BRAM} measurement.
C_BASEADDR + 0x290	Min Temp	Read ⁽⁶⁾	N/A	The 12-bit MSB justified minimum temperature measurement
C_BASEADDR + 0x294	Min V _{CCINT}	Read ⁽⁶⁾	N/A	The 12-bit MSB justified minimum V _{CCINT} measurement
C_BASEADDR + 0x298	Min V _{CCAUX}	Read ⁽⁶⁾	N/A	The 12-bit MSB justified minimum V _{CCAUX} measurement.

 Table 2-4:
 IP Core Registers (Cont'd)

Base Address + Offset (hex)	Register Name	Access Type	Default Value (hex)	Description
C_BASEADDR + 0x29C	Min V _{BRAM}	Read ⁽⁶⁾	N/A	The 12-bit MSB justified minimum V _{BRAM} measurement.
C_BASEADDR + 0x2A0	Max V _{CCPINT}	Read	N/A	The 12-bit MSB justified maximum V _{CCPINT} measurement. This register is only available in Zynq devices.
C_BASEADDR + 0x2A4	Max V _{CCPAUX}	Read	N/A	The 12-bit MSB justified maximum V _{CCPAUX} measurement. This register is only available in Zynq devices.
C_BASEADDR + 0x2A8	Max V _{CCPDRO}	Read	N/A	The 12-bit MSB justified maximum V _{CCPDRO} measurement. This register is only available in Zynq devices.
C_BASEADDR + 0x2AC	Undefined	N/A	Undefined	These locations are unused and contain invalid data.
C_BASEADDR + 0x2B0	Min V _{CCPINT}	Read	N/A	The 12-bit MSB justified minimum V_{CCPINT} measurement. This register is only available in Zynq devices.
C_BASEADDR + 0x2B4	Min V _{CCPAUX}	Read	N/A	The 12-bit MSB justified minimum V _{CCPAUX} measurement. This register is only available in Zynq devices.
C_BASEADDR + 0x2B8	Min V _{CCPDRO}	Read	N/A	The 12-bit MSB justified minimum V _{CCPDRO} measurement. This register is only available in Zynq devices.
C_BASEADDR + 0x2BC to C_BASEADDR + 0x2F8	Undefined	N/A	Undefined	These locations are unused and contain invalid data.
C_BASEADDR + 0x2FC	Flag Register	Read ⁽⁶⁾	N/A	The 16-bit register gives general status information of ALARM, Over Temperature (OT), Disable information of XADC and information whether the XADC is using internal reference voltage or external reference voltage.
C_BASEADDR + 0x300	Configuration Register 0	R/W ⁽⁸⁾	0x0	XADC Configuration register 0
C_BASEADDR + 0x304	Configuration Register 1	R/W ⁽⁸⁾	0x0	XADC Configuration register 1
C_BASEADDR + 0x308	Configuration Register 2	R/W ⁽⁸⁾	0x1E00	XADC Configuration register 2
C_BASEADDR + 0x30C to C_BASEADDR + 0x31C	Test register 0 to 4	N/A	N/A	XADC Test register 0 to 4 (for factory test only)
C_BASEADDR + 0x320	Sequence Register 0	R/W	0x0	XADC Sequence register 0 (ADC channel selection)

Table 2-4: IP Core Registers (Cont'd)

Base Address + Offset (hex)	Register Name	Access Type	Default Value (hex)	Description
C_BASEADDR + 0x324	Sequence Register 1	R/W	0x0	XADC Sequence register 1 (ADC channel selection)
C_BASEADDR + 0x328	Sequence Register 2	R/W	0x0	XADC Sequence register 2 (ADC channel averaging enable)
C_BASEADDR + 0x32C	Sequence Register 3	R/W	0x0	XADC Sequence register 3 (ADC channel averaging enable)
C_BASEADDR + 0x330	Sequence Register 4	R/W	0x0	XADC Sequence register 4 (ADC channel analog-input mode)
C_BASEADDR + 0x334	Sequence Register 5	R/W	0x0	XADC Sequence register 5 (ADC channel analog-input mode)
C_BASEADDR + 0x338	Sequence Register 6	R/W	0x0	XADC Sequence register 6 (ADC channel acquisition time)
C_BASEADDR + 0x33C	Sequence Register 7	R/W	0x0	XADC Sequence register 7 (ADC channel acquisition time)
C_BASEADDR + 0x340	Alarm Threshold Register 0	R/W	0x0	The 12-bit MSB justified alarm threshold register 0 (Temperature Upper)
C_BASEADDR + 0x344	Alarm Threshold Register 1	R/W	0x0	The 12-bit MSB justified alarm threshold register 1 (V _{CCINT} Upper)
C_BASEADDR + 0x348	Alarm Threshold Register 2	R/W	0x0	The 12-bit MSB justified alarm threshold register 2 (V _{CCAUX} Upper)
C_BASEADDR + 0x34C	Alarm Threshold Register 3	R/W ⁽⁸⁾⁽⁹⁾	0x0	The 12-bit MSB justified alarm threshold register 3 (OT Upper)
C_BASEADDR + 0x350	Alarm Threshold Register 4	R/W	0x0	The 12-bit MSB justified alarm threshold register 4 (Temperature Lower)
C_BASEADDR + 0x354	Alarm Threshold Register 5	R/W	0x0	The 12-bit MSB justified alarm threshold register 5 (V _{CCINT} Lower)
C_BASEADDR + 0x358	Alarm Threshold Register 6	R/W	0x0	The 12-bit MSB justified alarm threshold register 6 (V _{CCAUX} Lower)
C_BASEADDR + 0x35C	Alarm Threshold Register 7	R/W	0x0	The 12-bit MSB justified alarm threshold register 7 (OT Lower)
C_BASEADDR + 0x360	Alarm Threshold Register 8	R/W	0x0	The 12-bit MSB justified alarm threshold register 8 (VBRAM Upper)

Table 2-4: IP Core Registers (Cont'd)

Base Address + Offset (hex)	Register Name	Access Type	Default Value (hex)	Description
C_BASEADDR + 0x364	Alarm Threshold Register 9	R/W	0x0	The 12-bit MSB justified alarm threshold register 8 (V _{CCPint} Upper). This register is only on Zynq devices.
C_BASEADDR + 0x368	Alarm Threshold Register 10	R/W	0x0	The 12-bit MSB justified alarm threshold register 8 (V _{CCPaux} Upper). This register is only on Zynq devices.
C_BASEADDR + 0x36C	Alarm Threshold Register 11	R/W	0x0	The 12-bit MSB justified alarm threshold register 8 (V_{CCPdro} Upper). This register is only on Zynq devices.
C_BASEADDR + 0x370	Alarm Threshold Register 8	R/W	0x0	The 12-bit MSB justified alarm threshold register 8 (VBRAM Lower)
C_BASEADDR + 0x374	Alarm Threshold Register 13	R/W	0x0	The 12-bit MSB justified alarm threshold register 8 (V_{CCPint} Lower). This register is only on Zynq devices.
C_BASEADDR + 0x378	Alarm Threshold Register 14	R/W	0x0	The 12-bit MSB justified alarm threshold register 8 (V _{CCPaux} Lower). This register is only on Zynq devices.
C_BASEADDR + 0x37C	Alarm Threshold Register 15	R/W	0x0	The 12-bit MSB justified alarm threshold register 8 (V _{CCPdro} Lower). This register is only on Zynq devices.
C_BASEADDR + 0x380 to C_BASEADDR + 0x3FC	Undefined	N/A	Undefined	Do not read/write these register

Note:

1. Reading of this register returns an undefined value.

2. Writing into this register has no effect.

- 3. Used in event-driven sampling mode only.
- TOW = Toggle On Write. Writing a 1 to a bit position within the register causes the corresponding bit position in the register to toggle.
- 5. These are 16-bit registers internal to XADC. These are mapped to the lower halfword boundary on 32-bit XADC Wizard IP core registers.
- 6. Writing to this XADC hard macro register is not allowed. The XADC hard macro data registers are 16 bits in width. The XADC hard macro specification guarantees the first 12 MSB bits accuracy; so only these bits are used for reference.
- Writing to this register resets the XADC hard macro. No specific data pattern is required to reset the XADC hard macro. Reading of this register gives the details of Vp/Vn port.
- 8. Read the XADC User Guide, for setting the different bits available in configuration registers for 7 series devices.
- 9. The OT upper register is a user-configurable register for the upper threshold level of temperature. If this register is left unconfigured, then the XADC considers 125°C as the upper threshold value for OT. While configuring this register, the last four bits must be set to 0011, that is, Alarm Threshold Register 3[3:0] = 0011. The upper 12 bits of this register are user configurable.

XADC Wizard Local Register Grouping for AXI4-Lite Interface

It is expected that the XADC Wizard IP core registers are accessed in their preferred-access mode only. If the write attempt is made to read-only registers, then there is not any effect on register contents. If the write-only registers are read, then it results in undefined data. All the internal registers of the core have to be accessed in 32-bit format. If any other kind of access (like halfword or byte access) is done for XADC Wizard IP core's local 32-bit registers, the transaction is completed with a generation of errors for the corresponding transaction.

Software Reset Register (SRR)

The Software Reset Register permits the programmer to reset the XADC Wizard IP core including the XADC hard macro output ports (except JTAG related outputs), independently of other IP cores in the systems. To activate software reset, the value 0x0000_000A must be written to the register. Any other access, read or write, has undefined results. The bit assignment in the software reset register is shown in Figure 2-1 and described in Table 2-5.



Figure 2-1: Software Reset Register

Table 2-5:	Software Reset Register	Description (C	_BASEADDR + 0x00)
------------	-------------------------	----------------	-------------------

Bit(s)	Name	Core Access	Reset Value	Description
31:0	Reset	Write only	N/A	The only allowed operation on this register is a write of 0x0000_000A, which resets the XADC Wizard IP Core. The reset is active only for 16 clock cycles.

Status Register (SR)

Status Register contains the XADC Wizard IP core channel status, EOC, EOS, and JTAG access signals. This register is read only. Any attempt to write the bits of the register is not able to change the bits. The Status Register bit definitions are shown in Figure 2-2 and explained in Table 2-6.





Bit(s)	Name	Core Access	Reset Value	Description
31:11	Undefined	N/A	N/A	Undefined
10	JTAGBUSY	Read	0	Used to indicate that a JTAG DRP transaction is in progress.
9	JTAG MODIFIED	Read	0	Used to indicate that a write to DRP through JTAG interface has occurred. This bit is cleared when a successful DRP read/write operation through the FPGA logic is performed. The DRP read/write through the FPGA logic fails, if JTAGLOCKED = 1
8	JTAG LOCKED	Read	0	Used to indicate that a DRP port lock request has been made by the Joint Test Action Group (JTAG) interface.
7	BUSY	Read	N/A	ADC busy signal. This signal transitions high during an ADC conversion.
6	EOS	Read	N/A	End of Sequence. This signal transitions to an active-High when the measurement data from the last channel in the auto sequence is written to the status registers. This bit is cleared when a read operation is performed on status register.
5	EOC	Read	N/A	End of Conversion signal. This signal transitions to an active-High at the end of an ADC conversion when the measurement is written to the XADC hard macro's status register. This bit is cleared when a read operation is performed on status register.
4:0	CHANNEL [4:0]	Read	N/A	Channel selection outputs. The ADC input MUX channel selection for the current ADC conversion is placed on these outputs at the end of an ADC conversion.

Table 2-6: Status Register (C_BASEADDR + 0x04)

Alarm Output Status Register (AOSR)

Alarm Output Status Register contains all the alarm outputs for the XADC Wizard IP core. This register is read only. Any attempt to write the bits of the register is not able to change the bits. The Alarm Output Status Register bit definitions are shown in Figure 2-3 and explained in Table 2-7.



Figure 2-3: Alarm Output Status Register

Bit(s)	Name	Core Access	Reset Value	Description
31:9	Undefined	N/A	N/A	Undefined
8	ALM[7]	Read	0	Logical ORing of ALARM bits 0 to 7. This is direct output from the XADC macro.
7	ALM[6]	Read	0	XADC VCCPdro-Sensor Status . The XADCCCPdro-sensor alarm output interrupt occurs when V_{CCPdro} exceeds the user-defined threshold. This bit is only valid for Zynq-7000 devices.
6	ALM[5]	Read	0	XADC VCCPAUX-Sensor Status . The XADCCCPAUX-sensor alarm output interrupt occurs when V_{CCPAUX} exceeds the user-defined threshold. This bit is only valid for Zynq-7000 devices.
5	ALM[4]	Read	0	XADC VCCPINT-Sensor Status . The XADCCCPINT-sensor alarm output interrupt occurs when V_{CCPINT} exceeds the user-defined threshold. This bit is only valid for Zynq-7000 devices.
4	ALM[3]	Read	0	XADC V _{BRAM} -Sensor Status. XADC _{VBRAM} -sensor alarm output interrupt occurs when V _{BRAM} exceeds user-defined threshold.
3	ALM[2]	Read	0	XADC V_{CCAUX}-Sensor Status. XADC V _{CCAUX} -sensor alarm output interrupt occurs when V _{CCAUX} exceeds user-defined threshold.
2	ALM[1]	Read	0	XADC V_{CCINT}-Sensor Status. XADC V _{CCINT} -sensor alarm output interrupt occurs when V _{CCINT} exceeds user-defined threshold.
1	ALM[0]	Read	0	XADC Temperature-Sensor Status. XADC temperature-sensor alarm output interrupt occurs when device temperature exceeds user-defined threshold.
0	ОТ	Read	0	XADC Over-Temperature Alarm Status. Over-Temperature alarm output interrupt occurs when the die temperature exceeds a factory set limit of 125°C.

Table 2-7:	Alarm Output Status Regis	ster (C BASEADDR + 0x08)

CONVST Register (CONVSTR)

The CONVST Register is used for initiating a new conversion in the event-driven sampling mode. The output of this register is logically ORed with the external CONVST input signal. The attempt to read this register results in undefined data. The CONVST Register bit

definitions are shown in Figure 2-4 and explained in Table 2-8.





Table 2-8:	CONVST Register	(C_	BASEADDR	+ 0x0C)
------------	------------------------	-----	----------	---------

Bit(s)	Name	Core Access	Reset Value	Description
31:1	Undefined	N/A	N/A	Undefined
0	CONVST	Write	0	A rising edge on the CONVST input initiates start of ADC conversion in event-driven sampling mode. For the selected channel the CONVST bit in the register needs to be set to 1 and again reset to 0 to start a new conversion cycle. The conversion cycle ends with EOC bit going High.

XADC Reset Register

The XADC Reset Register is used to reset only the XADC hard macro. As soon as the reset is released the ADC begins with a new conversion. If sequencing is enabled this conversion is the first in the sequence. This register resets the OT and ALM[n] output from the XADC hard macro. This register does not reset the interrupt registers if they are included in the design. Also any reset from the FPGA logic does not affect the RFI (Register File Interface) contents of XADC hard macro. The attempt to read this register results in undefined data. The XADC Reset Register bit definitions are shown in Figure 2-5 and explained in Table 2-9.





Table 2-9:	XADC Reset	Register (C_	_BASEADDR +	0x10)
------------	------------	--------------	-------------	-------

Bit(s)	Name	Core Access	Reset Value	Description
31:1	Undefined	N/A	N/A	Undefined
0	XADC Reset	Write	0	Writing 1 to this bit position resets the XADC hard macro. The reset is released only after 0 is written to this register.

XADC Wizard Interrupt Controller Register Grouping for AXI4-Lite Interface

The Interrupt Controller Module is included in the XADC Wizard IP core design when C_INCLUDE_INTR = 1. The XADC Wizard has several distinct interrupts that are sent to the Interrupt Controller Module which is one of the submodules of XADC Wizard IP Core. The Interrupt Controller Module allows each interrupt to be enabled independently (via the IP interrupt enable register (IPIER)). All the interrupt signals are rising-edge sensitive.

Interrupt registers are strictly 32-bit accessible. If byte/halfword or without byte enables access is made, the core behavior is not guaranteed.

The interrupt registers are in the Interrupt Controller Module. The XADC Wizard IP core permits multiple conditions for an interrupt or an interrupt strobe which occurs only after the completion of a transfer.

Global Interrupt Enable Register (GIER)

The Global Interrupt Enable Register (GIER) is used to globally enable the final interrupt output from the Interrupt Controller as shown in Figure 2-6 and described in Table 2-10. This bit is a read/write bit and is cleared upon reset.



Figure 2-6: Global Interrupt Enable Register (GIER)

 Table 2-10:
 Global Interrupt Enable Register (GIER) Description (C_BASEADDR + 0x5C)

Bit(s)	Name	Access	Reset Value	Description
31	GIER	R/W	0	Global Interrupt Enable Register. It enables all individually enabled interrupts to be passed to the interrupt controller. 0 = Disabled 1 = Enabled
30:0	Undefined	N/A	N/A	Undefined.

IP Interrupt Status Register (IPISR)

Six unique interrupt conditions are possible in the XADC Wizard IP core.

The Interrupt Controller has a register that can enable each interrupt independently. Bit assignment in the Interrupt register for a 32-bit data bus is shown in Figure 2-7 and

described in Table 2-11. The interrupt register is a read/toggle on write register and by writing a 1 to a bit position within the register causes the corresponding bit position in the register to toggle. All register bits are cleared upon reset.





Table 2-11:	IP Interrupt Status Registe	r (IPISR) Description (C	BASEADDR + 0x60)
	in interrupt otatus negiste		

Bit(s)	Name	Access	Reset Value	Description
31:14	Undefined	N/A	N/A	Undefined
13	ALM[6]	R/TOW ⁽¹⁾⁽²⁾	0	XADC $V_{CCPddro}$ -Sensor Interrupt. The XADC V_{CCPdro} -sensor alarm output interrupt occurs when V_{CCPdro} exceeds the user-defined threshold. This bit is only valid for Zynq-7000 devices.
12	ALM[5]	R/TOW ⁽¹⁾⁽²⁾	0	XADC V_{CCPAUX}-Sensor Interrupt . The XADC V _{CCPAUX} -sensor alarm output interrupt occurs when V _{CCPAUX} exceeds the user-defined threshold. This bit is only valid for Zynq-7000 devices.
11	ALM[4]	R/TOW ⁽¹⁾⁽²⁾	0	XADC V_{CCPINT}-Sensor Interrupt . The XADC V _{CCPINT} -sensor alarm output interrupt occurs when V _{CCPINT} exceeds the user-defined threshold. This bit is only valid for Zynq-7000 devices
10	ALM[3]	R/TOW ⁽¹⁾⁽²⁾	0	XADC V _{BRAM} -Sensor Interrupt. XADC V _{BRAM} -sensor alarm output interrupt occurs when V _{BRAM} exceeds user-defined threshold.
9	ALM[0] Deactive	R/TOW	0	ALM[0] Deactive Interrupt. This signal indicates that the falling edge of the Over Temperature signal is detected. It is cleared by writing 1 to this bit position. The ALM[0] signal is generated locally from the core. This signal indicates that the XADC macro has deactivated the Over
8	OT Deactive	R/TOW ⁽¹⁾	0	OT Deactive Interrupt. This signal indicates that falling edge of the Over Temperature signal is detected. It is cleared by writing 1 to this bit position. The OT Deactive signal is generated locally from the core. This signal indicates that the XADC macro has deactivated the Over Temperature signal output.

Bit(s)	Name	Access	Reset Value	Description
7	JTAG MODIFIED	R/TOW ⁽¹⁾⁽²⁾	0	JTAGMODIFIED Interrupt. This signal indicates that a write to DRP through the JTAG interface has occurred. It is cleared by writing 1 to this bit position.
6	JTAG LOCKED	R/TOW ⁽¹⁾⁽²⁾	0	JTAGLOCKED Interrupt. This signal is used to indicate that a DRP port lock request has been made by the Joint Test Action Group (JTAG) interface.
5	EOC	R/TOW ⁽¹⁾⁽²⁾	N/A	End of Conversion Signal Interrupt. This signal transitions to an active-High at the end of an ADC conversion when the measurement is written to the XADC hard macro's status register.
4	EOS	R/TOW ⁽¹⁾⁽²⁾	N/A	End of Sequence Interrupt. This signal transitions to an active-High when the measurement data from the last channel in the auto sequence is written to the status registers.
3	ALM[2]	R/TOW ⁽¹⁾⁽²⁾	0	XADC V_{CCAUX}-Sensor Interrupt. XADC V _{CCAUX} -sensor alarm output interrupt occurs when V _{CCAUX} exceeds the user-defined threshold.
2	ALM[1]	R/TOW ⁽¹⁾⁽²⁾	0	XADC V_{CCINT}-Sensor Interrupt. XADC V _{CCINT} -sensor alarm output interrupt occurs when V _{CCINT} exceeds the user-defined threshold.
1	ALM[0]	R/TOW ⁽¹⁾⁽²⁾	0	XADC Temperature-Sensor Interrupt. XADC temperature-sensor alarm output interrupt occurs when device temperature exceeds the user-defined threshold.
0	OT	R/TOW ⁽¹⁾⁽²⁾	0	Over-Temperature Alarm Interrupt. Over-Temperature alarm output interrupt occurs when the die temperature exceeds a factory set limit of 125 °C.

Table 2-11:	IP Interrupt Status Register (IPISR) Description	(C_BASEADDR + 0x60) (Cont'd)
-------------	--	------------------------------

Note:

1. TOW = Toggle On Write. Writing a 1 to a bit position within the register causes the corresponding bit position in the register to toggle.

2. This interrupt signal is directly generated from the XADC hard macro.

IP Interrupt Enable Register (IPIER)

The IPIER has an enable bit for each defined bit of the IPISR as shown in Figure 2-8 and described in Table 2-12. All bits are cleared upon reset.



Figure 2-8: **IP Interrupt Enable Register (IPIER)**

Bit(s)	Name	Access	Reset Value	Description
31:14	Undefined	N/A	N/A	Undefined
13	ALM[6]	R/W	0	XADC V _{CCPddro} -Sensor Interrupt. 0 = Disabled 1 = Enabled
12	ALM[5]	R/W	0	XADC V _{CCPAUX} -Sensor Interrupt. 0 = Disabled 1 = Enabled
11	ALM[4]	R/W	0	XADC V _{CCPINT} -Sensor Interrupt. 0 = Disabled 1 = Enabled
10	ALM[3]	R/W	0	XADC V _{BRAM} -Sensor Interrupt 0 = Disabled 1 = Enabled
9	ALM[0] Deactive	R/W	0	ALM[0] Deactive Interrupt 0 = Disabled 1 = Enabled
8	OT Deactive	R/W	0	OT Deactive Interrupt 0 = Disabled 1 = Enabled
7	JTAG MODIFIED	R/W	0	JTAGMODIFIED Interrupt 0 = Disabled 1 = Enabled
6	JTAG LOCKED	R/W	0	JTAGLOCKED Interrupt 0 = Disabled 1 = Enabled

Table 2-12: IP Interrupt Enable Register (IPIER) Description (C_BASEADDR + 0x68)

Bit(s)	Name	Access	Reset Value	Description
5	EOC	R/W	0	End of Conversion Signal Interrupt 0 = Disabled 1 = Enabled
4	EOS	R/W	0	End of Sequence Interrupt 0 = Disabled 1 = Enabled
3	ALM[2]	R/W	0	XADC V _{CCAUX} -Sensor Interrupt 0 = Disabled 1 = Enabled
2	ALM[1]	R/W	0	XADC V _{CCINT} -Sensor Interrupt 0 = Disabled 1 = Enabled
1	ALM[0]	R/W	0	XADC Temperature-Sensor Interrupt 0 = Disabled 1 = Enabled
0	OT	R/W	0	Over-Temperature Alarm Interrupt 0 = Disabled 1 = Enabled

Table 2-12: IP Interrupt Enable Register (IPIER) Description (C_BASEADDR + 0x68) (Cont'd)

More about Locally Generated Interrupt Bits in IPIER and IPISR

The interrupt bits ranging from bit 16 to bit 0 in IPISR as well as IPIER are direct output signals of the XADC hard macro. The signals like OT Deactive (bit 8), ALM[0] Deactive (bit 9), are locally generated in the core. These interrupts are generated on the falling edge of the Over Temperature and AML[0] signals. The falling edge of these signals can be used in controlling external things like controlling the fan or air-conditioning of the system.

XADC Hard Macro Register (DRP Register) Grouping for AXI4-Lite Interface

The XADC hard macro register set consists of all the registers present in the XADC hard macro on 7 series FPGAs. The addresses of these registers are mentioned in Table 2-4. Because these registers are 16-bits wide but the processor data bus is 32 bits wide, the hard macro register data resides on the lower 16 bits of the 32-bit data bus as shown in Figure 2-9. The 12-bit MSB aligned A/D converted value of different channels from XADC hard macro are left-shifted and reside from bit position 15 to 6 of the processor data bus. The remaining bit positions from 5 to 0 should be ignored while considering the ADC data for different channels. Along with 16-bit data, the JTAGMODIFIED and JTAGLOCKED bits are passed that can be used by the software driver application for determining the validity of the DRP read data. The JTAGMODIFIED bit is cleared when a DRP read/write operation

through the FPGA logic is successful. A DRP read/write through the FPGA logic fails, if JTAGLOCKED = 1. The JTAGLOCKED signal is independently controlled through JTAG TAP. It is expected that these XADC hard macro registers should be accessed in their preferred access-mode only. The XADC Wizard IP core is not able to differentiate any non-preferred access to the XADC hard macro registers.



Figure 2-9: XADC Hard Macro Register

DRP registers are accessed as part of the core's local registers.



IMPORTANT: These registers must be accessed through the core local registers. Any attempt to access these registers in byte or halfword manner returns the error response from core.



Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the core.

XADC Design Parameters

AXI4-Lite Selected

To allow you to obtain an XADC Wizard IP core that is uniquely tailored for your system, certain features can be parameterized in the XADC Wizard design. This allows you to configure a design that utilizes the resources required by the system only and that operates with the best possible performance. The features that can be parameterized are described in Table 3-1.

Generic	Feature/ Description	Parameter Name	Allowable Values	Default Value	VHDL Type
		System Para	ameters		
G1	Target FPGA family	C_FAMILY	"Kintex7", "Virtex7", Artix7", "Zynq"	"Kintex7"	string
		AXI4 Para	meters	•	•
G2	AXI Address Bus Width	C_S_AXI_ADDR_WIDTH	11	11	integer
G3	AXI Data Bus Width	C_S_AXI_DATA_WIDTH	32	32	integer
		XADC Wizard I	Parameters		
G4	Include/Exclude Interrupt Support	C_INCLUDE_INTR	0 = Exclude interrupt support 1 = Include interrupt support	1	integer
G5	File name for Analog input stimuli	C_SIM_MONITOR_FILE	string	Design. txt	string

Table 3-1: XADC Wizard Design Parameters

Parameter – Port Dependencies

The dependencies between the XADC Wizard IP core design parameters and I/O signals are described in Table 3-2.

Generic or Port	Name	Affects	Depends	Relationship Description
		Des	ign Parame	ters
G2	C_S_AXI_ADDR_WIDTH	P3, P13	-	Affects the number of bits in address bus
G3	C_S_AXI_DATA_WIDTH	P6, P7, P16	_	Affects the number of bits in data bus
			I/O Signals	
P3	S_AXI_AWADDR[(C_S_AXI _ADDR_WIDTH - 1) : 0]	-	G4	Width of the S_AXI_AWADDR varies with C_S_AXI_ADDR_WIDTH.
P6	S_AXI_WDATA[(C_S_AXI_ DATA_WIDTH - 1) : 0]	-	G5	Width of the S_AXI_WDATA varies according to C_S_AXI_DATA_WIDTH.
P7	S_AXI_WSTB[((C_S_AXI_ DATA_WIDTH/8) - 1) : 0]	-	G5	Width of the S_AXI_WSTB varies according to C_S_AXI_DATA_WIDTH.
P13	S_AXI_ARADDR[(C_S_AXI_ ADDR_WIDTH - 1) : 0]	-	G4	Width of the S_AXI_ARADDR varies with C_S_AXI_ADDR_WIDTH.
P16	S_AXI_RDATA[(C_S_AXI_ DATA_WIDTH - 1) : 0]	-	G5	Width of the S_AXI_RDATA varies according to C_S_AXI_DATA_WIDTH.

TUDIE 3-2. Farameter - Fort Dependencies	Table 3-2:	Parameter – Port Dependencies
--	------------	-------------------------------

Clocking

The clock to XADC primitive is DCLK. When AXI4-Lite is selected as the Bus interface, DCLK is connected to the S_AXI_ACLK clock. Hence the ADCCLK division factor must be programmed taking into consideration the S_AXI_ACLK frequency.

When DRP or None interface is selected, DCLK clock is at the top level of the IP and ADCCLK division factor must be programmed taking into consideration the DCLK frequency.

Resets

When AXI4-Lite is selected as the Bus interface, certain registers of the IP can be reset by writing a value 0xA to register 0x00. The AXI4-Lite interface also has its own reset pin.

When DRP or None interface is selected, RESET_IN is the input port at the top level of the IP.

Protocol Description

For more detailed information, see the AXI4-Lite protocol specifications. Figure 3-1 shows the simulation snapshots for Temperature value read from XADC register.

T Wa	ve - Default :				12
		Maga			
	2_V2_3_0_B/5_AXI_ACLK 3_0_B/5_AXI_ARESETN 3_0_B/5_AXI_ARESETN 3_0_B/5_AXI_AWADDR _2_5_0_B/5_AXI_WDATA _3_0_B/5_AXI_AWVALID	1 1 0100000000 000000000 0	ากมานในแทนแกนแบบในแทนในแนนในแทนในแทนในแทนในมานในแทนในแทนในแทนในแทนในแทนในแทนในแทนในแ	mmmm	ľ
	3_0_bVS_AXLBREADY 3_0_bVS_AXLARADDR 3_0_bVS_AXLARVALID 3_0_bVS_AXLARVALID 3_0_bVS_AXLAWREADY	1 0100000000 0 1 510		л	
	3.0.bvS_AXLWREADV v2.3.0.bvS_AXLBRESP 2.3.0.bvS_AXLBRESP 3.0.bvS_AXLBVALID v2.3.0.bvS_AXLBVALID	510 00 510 540		1000	
	2.3.0.80/5_AXILRVALID 2.v2.3.0.80/P2INTC_Ipp 	510 510 511 510 510			
	0_BAUSER_TEMP_ALAR .viz_v2_3_0_BARDUSV_TE v2_3_0_BOCHANNEL_TE _wiz_v2_3_0_BMEOC_TE _wiz_v2_3_0_BMEOC_TE ANREV2_3_0_BMOT_TE	SI1 SI1 00000 SID SID SID SID		n	
	w2_v2_3_0_BvEOS_TB /wadc_w2_v2_3_0_BvOT_TB /glbl/GSR	SID SID We0			

Figure 3-1: Temperature Simulation Snapshot



SECTION II: VIVADO DESIGN SUITE

Customizing and Generating the Core Constraining the Core Detailed Example Design



Customizing and Generating the Core

This chapter includes information about using Xilinx tools to customize and generate the core in the Vivado[™] Design Suite environment.

GUI

This section describes how to set up a project in the Vivado Design Suite flow. For information on setting up a project in the ISE[®] Design Suite flow, consult the user guide for XADC Wizard at <u>www.xilinx.com/support/documentation/ip_documentation/xadc_wiz/v2_1/ug772_xadc_wiz.pdf</u>.

Before generating the example design, set up the project as described in Creating a Directory and Setting the Project Options of this guide.

Creating a Directory

To set up the example project, first create a directory using the following steps:

1. Change directory to the desired location. This example uses the following location and directory name:

/Projects/xadc_example

2. Start Vivado[™] Design Suite software.

For help starting and using Vivado, see the *Vivado Help*, available in the *Vivado documentation* [Ref 7].

- 3. Choose File > New Project (Figure 4-1).
- 4. Change the name of the .xpr file (optional).
- 5. Create project with default settings.

	ds	h comma	Q- Search co					out View Help	ils <u>W</u> indow Layo	Eile Edit Flow Too
Open Example Project 4: Image Project 4: Save Project 4: Search: Archive Project Search: Jose Project 4: Teres Jose Project Search: Jose Project	Read					It Layout 🔹 🏌 😜] Default	er my_prj	iject +	 <u>Aew Project</u> <u>Open Project</u> Open <u>Recent Project</u>
Save Fle Archive Project As Gave Project	D C ×					Project Summary × IP Catalog ×	× <u>Σ</u>	_ 0 2 ×	roject 🕨	Open Example Pr
Archive Project Gase Project Gase Project Goen Regent: Checkpoint Open Regent: Checkpoint Open Regent: Checkpoint Open Regent: PLocations Mage File Open Regent: PLocations Mege File Open Log File Open Log File Open Log File Open Synt Mere: MADC Wizard Math Functions Math						Search: Q-	<u> </u>			Save Project As
Open Checkpoint BaseP Open Regratt Checkpoint BaseP Open Regratt Checkpoint BaseP Open P Catalog Open Regratt Checkpoint Open Regratt Checkpoint BaseP Open Regratt Checkpoint BaseP Open Regratt Checkpoint Open Regratt Checkpoint Sage File As Sage File As Sage File As Sage File As Sage File As Sage File As Open Log File Open Log File Part Status: Production Percents Name: Statiand Eus Name: Yideo & Image Processing Image	icense	tus	Status	2 AXI4	1 Version	Name		rces (1)		Archive Project Close Project
Open IP Cgtalog Open Recent IP Location New File Curici Open Recent Elle aries Comple Order Save Al Files Curici Save Al Files Templates Save Al Files Save Al Files Open Log File Open Synt Open Synt Details Part status Included Open Synt Details Part status Included Program and Det Tel Console						 P → AXI Infrastructure P → BaselP P → Basic Elements P → Communication & Networking 	雅	Sources (1)	t eckpoint +	Open Chec <u>kpoin</u> Open Re <u>c</u> ent Chi <u>W</u> rite Checkpoint
New File Cut+o Open File Cut+o Save File Interfaces Save File Interfaces Save All Files Implates Add Sources Abt+A Open Synt Interfaces Name: XADC Wizard Name: XADC Wizard						Debug & Verification Digital Signal Processing Processing			ocations +	Open IP Catalog Open Recent IP I
Save File Correle Order Save File As Save All Files Add Sources At+A Open Log File Open journal File Batt Part status: Production License: included Vendor: Xlins, Inc. IP library: ip Pogram and Det Bitstream Generate Program and Det Bitstream Generate						PGA Features and Design Clocking O Interfaces Deferment Mitigation			Ctrl+0	Ne <u>w</u> File Open Fi <u>l</u> e Open Recent <u>F</u> ile
Says File As Implates						Soft Error Mitigation Or Content of	ier 📑	aries Compile Order	Ctrl+S	Save File
Add Sources At+A Open Log File Implementation Open Synt Part status: Production Implementation Implementation Part status: Program and Det Implementation	cluded	duction I	Product	AXI4-Lite	2.3	← SADC Wizard	×	▼ Templates		Saye File As Save All Files
Open Log File Open Journal File Open Journal File S Print Part status: Egit Part status: Production Ucense: Included Vendor: Xilnx, Inc. IP library: Ip Details Details Program and Det Tcl Console						Memories & Storage Elements	-		Alt+A	Add Sources
Byt 04-Lte Byt 04-Lte Part status: Production License: Included Vendor: Xilmx, Inc. Pescription: The XADC Wizard det Program and Det Tcl Console						origination of the origination				Open Log File Open Journal File
Egit 04-Lite Part status: Production License: Included Implementation Vendon: Xilinx, Inc. Details Run impler Pescription:: Description:: The XADC Wizard detail Name: XADC Wizard								3		• Print
Par status: Production License: included Implementation R Implement R Run Imple Program and Det R Bitstream R Garata								04-Lite		Exit
Implementation Vendon Xillink, Inc. @ Implement IP library: ip > Run imple escription: The XADC Wizard get > Open Imple Tcl Console - I								ncluded	License: In	Open Synt
Implement Implement Run Implet Description: The XADC Wizard dest Program and Det Tcl Console Bitstream Generate				40)		Details		ilinx, Inc.	Vendor: Xi	Implementation
Program and Det Generate						Name: XADC Wizard		he XADC Wizard ger •	Description: Th	🚯 Implement
Program and Det T	D 12						_		Tel Console	Open Imple
G Bitstream										Program and Det
Generate									-	🚯 Bitstream
a control de la	1								4	* Generate
Open Harc 👔 📑) E									Dpen Harc
Launch M Type a TcL command here							-	command here	s Type a TcL	💕 Launch iM

Figure 4-1: New Project

Setting the Project Options

Set the project options using the following steps:

- 1. Click **Project Part** in the option tree.
- 2. Select a 7 series FPGA from the Family list.
- 3. Select a device from the Device list that support XADC primitive.
- 4. Select an appropriate package from the Package list. This example uses the XC7K235T device (see Figure 4-2).

Note: If an unsupported silicon family is selected, the XADC Wizard remains light gray in the taxonomy tree and cannot be customized. Only devices containing the XADC are supported by the Wizard. See the *7 Series FPGAs Overview* [Ref 1] for a list of devices containing XADC.

- 5. Select either Verilog or VHDL as the target language.
- 6. Click **OK**.

🚴 Project Settings		
	General	
<u>G</u> eneral	Name:	my_xadc
	<u>P</u> roject part:	(⊗xc7k325tffg900-2
Simulation	Target language:	Verilog 🔹
	Target simulator:	Vivado Simulator 🔹
Synthesis	Top <u>m</u> odule name:	·
	Language options:	loop_count 1000 verilog_version=Verilog 200:
Bitstream		
=		
IP Catalog		
		OK Cancel Apply

Figure 4-2: Target Architecture Setting

Generating the Core for 7 Series Devices

This section provides instructions for generating an example XADC design using the default values. The wrapper and its supporting files, including the example design, are generated in the project directory. For additional details about the example design files and directories provided with the XADC Wizard, see Detailed Example Design, page 47.

1. Locate the XADC Wizard in the taxonomy tree under:

/FPGA Features and Design/XADC. (see Figure 4-1)

2. Double-click XADC Wizard to launch the Wizard.

After the wizard is launched, the IP catalog displays a series of screens that allow you to configure the XADC Wizard.

XADC Setup

The XADC Wizard screen (Figure 4-3) allows you to select the component name, interface type, start-up channel mode, timing mode, analog stimulus file name, DRP timing options, and control and status ports.

DC Wizard			
Show Disabled Ports	Component Name xadc_wiz_v2_3_0 Basic ADC Setup Alarms Single Ch	annel	
= (DACGO_RUGO) = (DAL_N = (DAL_N = (DAL_N = (DAL_N = (DAL	Interface Options	Timing Mode	\$
	Startup Channel Selection Simultaneous Selection Independent ADC Single Channel Channel Sequencer Analog Stimulus File design	DRP Timing Options Enable DCLK DCLK Frequency(MHz) 100 ADC Conversion Rate(KSPS) 100 Acquisition Time (CLK) 4 Clock divider value = 4 ADC Clock Frequency(MHz) = 25.00 Actual Conversion Rate(KSPS) = 961.54	*
 Year Yuangana A Year Yuangana Yuangana Yuangana Yuangana Yuangana Yuangana Y	Control/Status Ports Canable RESET_IN Enable CONVST_IN Enable JTAG Ar	TCUK_IN faiter	\$

Figure 4-3: XADC Setup Tab

• **Component Name** – User selectable component name is available. Component names must not contain any reserved words in Verilog or VHDL.

Basic Tab

The following describes the Basic options in the XADC Wizard core.

- Interface Options Use this field to select the interface for the XADC Wizard. DRP is the default option. User can select AXI4Lite, DRP, or None option. DRP port is the FPGA logic interface for XADC. It facilitates access to the register file interface of the XADC. The XADC control registers can be read or written using this port. This port can only be enabled when DCLK clock is present.
- Start-up Channel Selection XADC can be configured in one of the four modes listed:

- **Simultaneous Sampling Mode** This mode allows you to monitor two external channels simultaneously. For more information about this mode see the 7 Series *FPGAs XADC User Guide* [Ref 2].
- **Independent ADC Mode** This mode allows you to run the XADC in independent mode. Here, the XADC independently monitors the externals channels and at the same time monitors the FPGA voltages and temperature.
- **Single Channel** In this mode, you can select only one channel to monitor.
- Channel Sequencer Choosing this mode, allows you to select any number of channels to monitor. The channels to be used for this mode can be selected on Figure 4-6, page 44.
- Timing Mode XADC can operate in two timing modes:
 - **Continuous Mode** In this mode, the XADC continues to sample and convert the selected channel/channels.
 - **Event Mode** This mode requires an external trigger event, CONVST or CONVSTCLK, to start a conversion on the selected channel. Event Mode should only be used with external channels.
- **DRP Timing Options** The XADC clock (ADCCLK) is derived from the dynamic reconfiguration port (DRP) clock DCLK. The XADC supports a DRP clock frequency of up to 250 MHz. The XADC can also operate in absence of DCLK. For more information on the DRP see the *7 Series FPGAs XADC User Guide* [Ref 2].

The ADCCLK clock, should be in the range of 4–26 MHz. To support this lower frequency clock the XADC has an internal clock divider. The GUI allows an external DCLK frequency and required ADC conversion rate (maximum 1 Msps) to be specified. Based on the value of DCLK clock, the wizard then calculates the appropriate clock divider value based on the values of DCLK clock and ADC conversion rate, the wizard calculates the appropriate clock divider the appropriate clock divider value.

The wizard also displays the ADC Clock frequency value and the actual conversion rate of the ADC.

• **SIM File Name** – Use this field to customize the name of the XADC analog stimulus file.

Control/Status Ports

The Control/Status Port Selection (Figure 4-4) allows you to select the I/O ports on the XADC primitive.

DC Wizard		
Show Disabled Ports	Component Name xadc_wiz_v2_3_0	
-0,9(150)	Basic ADC Setup Alarms Single Channel	
	Sequencer Mode Off Channel Averaging None	
	ADC Calibration 🖈 Supply Sensor Calibration	\$
- CONSIGNAL IN	ADC Offset Calibration	
- (SULTR) - (SULTR) - (SULTR) - (SULTR)	ADC Offset and Gain Calibration	
USER_TEMP_ALARM_OUT	Enable Calibration Averaging	
- VALENE VCCPNU, SLARM OUP -	External Multiplexer Setup	\$
VALUES VOCEDITO ALLENA DAT	External Multiplexer	
VALUER HUXADE OLITED	Channel for MUX VP VN 💌	
ALASH OUT-		
- VALIDARI BUSY OUT		
- VAURATO VAURATO VAURATO VAURATO MENALO		
- VAUDAIL1 - VAUDAIL2		
- VALUESALS		
ELANDAREBRIN		

Figure 4-4: ADC Setup Tab

- Control Ports This section allows you to select control input ports:
 - RESET_IN allows an external input reset signal to be connected to the XADC
 - CONVST_IN and/or CONVSTCLK_IN as trigger sources for Event Mode Timing
- Status Outputs Output status signals are also provided to facilitate interfacing of the XADC to a user design. For more information, see the 7 Series FPGAs XADC User Guide [Ref 2].
- **ADC Setup** If the XADC is configured for Channel Sequencer, Simultaneous Sampling or Independent ADC mode, you can choose the required sequencer mode. The available options are Continuous, One-pass or Default mode.

The Channel Averaging drop-down menu allows you to select the required averaging value. The available options are None, 16, 64, and 256.

You can select the type of ADC Calibration and/or Supply Sensor Calibration by checking the respective checkboxes. Calibration Averaging is enabled by default in XADC. You can disable this by deselecting the box.

• **External Multiplexer Setup** – XADC supports a new timing mode that allows users to use an external analog multiplexer in situations where FPGA I/O resources might be

limited or auxiliary analog I/O are more valuable when used to implement another interface.

You can opt to use this feature by checking the box against Use External MUX. If checked, it is necessary to specify the external channel to which the MUX connects. Select this channel using the drop-down menu.

Alarm Setup

The Alarms (Figure 4-5) allows the alarm outputs to be enabled for the on-chip sensors. If a measurement of an on-chip sensor lies outside the specified limits, then a logic output goes active if enabled. For a detailed description of the alarm functionality see the 7 Series FPGAs XADC User Guide [Ref 2].

ons		
CWizard		
how Disabled Ports	Component Name xadc_wiz_v2_3_0	
	Basic ADC Setup Alarms Single Channel	
DA.DOT. NESO		
DVVE IN DCVC_IN	Over Temperature Alarm (*C)	User Temperature Alarm (*C)
- RESER_IN	Trigger 125.0 Range: -40.0125.	0 Trigger 85.0 Range: -40.0125.0
	Reset 70.0 Range: -40.0125.	0 Reset 60.0 Range: -40.0125.0
	Vccint Alarm (Volts)	Vccaux Alarm (Volts)
VOENT ALARM OUT	Lower 0.88 Range: 0.870.9	Lower 1.75 Range: 1.711.8
- AUSTRE NOCAUS_ALARM_OUT	Upper 0.91 Bange: 0.91, 0.93	Upper 1.89 Bange: 1.8, 1.89
- VAUK 44 VOCKALA ALA RM 0.0		
- CAUSING CHANNEL OUT AND		
VALUERS VERAM_ALARM_OUT	U VBRAM Alarm (VUILS)	
- VALEND ALARY OUT-	Lower 0.95 Range: 0.951.0	
VAUCES IFAGUOCKED.OUT	Upper 1.05 Range: 1.01.05	
VAUX P10 (FAISE USY O UT - VAUX N30 (RENARC _ FAIS		
- VALID VALD - VALID VALD		
- ekuti 911 - ekuti 916		
VKsIII ADA VKUIK ADA		
ELECTRONIC CONTRACTOR		
-LALANDER V		

Figure 4-5: Alarms Tab

- **Enable Alarms** Use the checkboxes to enable alarm logic outputs. The eight options are:
 - Over temperature alarm
 - User temperature alarm
 - $\circ \quad V_{CCINT} \text{ alarm}$

- \circ V_{CCAUX} alarm
- V_{BRAM} alarm
- **Temperature Alarm Limits** Trigger and Reset levels for temperature alarm output can be entered using these fields. You can set both; the trigger as well as reset levels for the OT alarm.
- V_{CCINT}, V_{CCAUX}, and V_{BRAM} Limits Both upper and lower alarm thresholds can be specified for the on-chip power supplies. If the measured value moves outside these limits the alarm logic output goes active. The alarm output is reset when a measurement inside these limits is generated. The default limits in the GUI represent ±5% on the nominal supply value.

Channel Sequencer Setup

Channel Sequencer (Figure 4-6) is used to configure the XADC sequence registers when the XADC is configured in Channel Sequencer, Simultaneous sampling, or Independent ADC mode. All the possible channels that can be included in the sequence are listed in the table spread across Figure 4-6 of the Wizard:

- Use the Channel Sequencer Setup screen to select Channels for monitoring, enable Averaging for selected channels, enable Bipolar mode for external channels and increase the Acquisition time for the selected channels.
- In the case of Simultaneous sampling mode, selecting channel Vauxp[0]/Vauxn[0] would automatically select channel Vauxp[8]/Vauxn[8]. Similarly selecting channel Vauxp[1]/Vauxn[1] would select channel Vauxp[9]/Vauxn[9] and so on.
- In case of Independent ADC mode, only external channels are listed and can be user-selected.

For more information about the simultaneous sampling mode and Independent ADC mode, see the 7 Series FPGAs XADC User Guide [Ref 2].

ons C Mizard				_	
Show Disabled Ports	Component Name xadc	wiz_v2_3_0			
-for MAXNON	Basic ADC Setup	Alarms Channel Seq	uencer		
- DEN_IN	200.022	Channel Enable	Average Enable	Bipolar	Acquisition Time
- OWE N	Calibration			1.1.1.1.1.1	
-RESET_IN	Temperature				
- CO-MVBF_IN	VCCINT				
	VCCAUX				
CAT IN	VBRAM				
- (AUD 90) - (AUD 40)	VP/VN				
- VAUNTI DEDK OUT-	VREFP				
CALIFORNIA 00_01/15/01-	VREFN				
VICTOR ALARM OUT	VAUXPO/VAUXNO				
VOCAUN ALARM OUT-	VAUXP1 A/AUXN1				
- VALUE HA VOC HUN ALARM OUT	VAUXP2/VAUXN2				
VEUX MA VOCDORO ALARM OUT -	VAUXP3/VAUXN3				
CAUSED OF OUT	VALXP4/VALXN4	Ē	Ē		ū
- VALUE ALL ALL ALL ALL ALL ALL ALL ALL ALL AL	VALDOPSA/ALDONS	Ē	Ē		Ē
CAUTOR BOC_OVI-	VALIXP6A/ALIXN6	E .	Ē	i i	ä
-VALIS MF ALLER OUT-	VALD/P7/VALD/N7	E	Ē	E I	ä
BOS_OUT-	VALIXPRAVALIXNR	Ä	Ē		Ē
- CALLER PE	VALIVERAVALIVNG	H	i i	H	H
VAUX 49 IT AGING DIFIED OUT -	VALIXP1 DAVALIXN1 D	H	H	H	H
- VAUXNIN PARTING O UT	VALIVP11A/ALIVN11	H	H	H	H
- VAUX PIL	VALIVEL 2A/ALIVNI 2	H	H	H	H
- VAUX PIZ	VALIVEL SAVALIVALI 2	H	H	H	H
-VAUXAIE.	VALVET AVALVET 4	H	H	H	H
- CAUNALE	VALIVE1 SA/ALIVAD S	H	H	H	H
- VALUS P36	VADAP 15/VADAN15	-		-	
VALUE ALLA VALUE ALLA					
(AuX 415					
- BLANLACK					
E AXLAREEFN					

Figure 4-6: Channel Sequencer Tab

Single Channel Mode

If the Single Channel Mode operation (see Start-up Channel Selection – XADC can be configured in one of the four modes listed:, page 39) is selected (Figure 4-3, page 39), the Single Channel Setup is displayed on Figure 4-7. The Single Channel allows you to select the channel for measurement and the analog input mode if the channel is an external analog input (that is, unipolar or bipolar).

The columns Channel Enable, Average Enable and Increase Acquisition Time are disabled and are shown only information and ease.

DC Wizard					
Show Disabled Ports	Component Name	adc_wiz_v2_3_0			
-DI_NII350	Basic ADC Setu	p Alarms Single Chann	el		
- DAODR_N(60)	Select Channel	Channel Enable	Average Enable	Bipolar	Acquisition Time
Heart, M Constraint, M	Temperature				
Page Number Long Action Met Angular Long Action					

Figure 4-7: Single Channel Tab

Generating the HDL Wrapper

After selecting the configuration options, click **Generate** on the final Wizard screen to generate the HDL wrapper and other Wizard outputs.

The output files are placed in the <project_name>/<project_name>.srcs/ sources_1/ip/<component_name>/ directory you selected or created when setting up a new Vivado project.

Output Generation

For more information on file and directory structure, see Directory and File Contents, page 47.



Constraining the Core

This chapter contains information about constraining the core in the Vivado[™] Design Suite environment.

Required Constraints

For AXI4-Lite interface, the create_clock -name S_AXI_ACLK -period <clock period in ns> [get_ports S_AXI_ACLK].

For DRP, create_clock -name DCLK_IN -period <clock period in ns> [get_ports DCLK_IN].

Device, Package, and Speed Grade Selections

The XADC Wizard core supports all parts and packages.

Clock Frequencies

The clock frequencies supports from 8 to 250 MHz.

Clock Management

Depending on configuration, ADC clock is internally divided by the XADC primitive to achieve the desired sampling rate.



Chapter 6

Detailed Example Design

This chapter contains information about the provided example design in the Vivado™ Design Suite environment.

Directory and File Contents

ò	<pro Top</pro 	ject_ -level	name>/ <project_name>.srcs/sources_1/ip/ project directory; name is user-defined</project_name>
		<pre>core</pre>	<pre>vject_name>/<project_name>.srcs/sources_1/ip/<component name=""> e release notes file</component></project_name></pre>
			<component name="">/doc Product documentation</component>
			<component name="">/example design Verilog or VHDL design files</component>
			<component name="">/implement/results Results directory, created after implementation scripts are run, and contains implement script results</component>
			<component name="">/simulation Simulation scripts</component>
			simulation/functional Functional simulation files
			imulation/timing

The XADC Wizard directories and their associated files are defined in the following sections.

<project_name>/<project_name>.srcs/sources_1/ip/

Timing simulation files

The <project_name>/<project_name>.srcs/sources_1/ip/ contains all the Vivado project files when DRP or None interface is selected.

Table 6-1: Project Directory

Name	Description	
<project_name>/<project_name>.srcs/sources_1/ip/</project_name></project_name>		
<component_name>.v[hd]</component_name>	Verilog or VHDL synthesis/simulation model.	
<component_name>.xci</component_name>	Vivado project-specific option file; can be used as an input to the Vivado tools.	
<component_name>_flist.txt</component_name>	List of files delivered with the core.	
<component_name>.{veo vho}</component_name>	VHDL or Verilog instantiation template.	
<component_name>.xdc</component_name>	Constraint file for core.	

Back to Top

Additional files/directories generated when AXI4-Lite interface is selected.

Table 6-2: Project Files/Directories

Name	Description		
Files			
<component_name>_axi_xadc.vhd</component_name>	VHDL synthesis/simulation model.		
<component_name>_axi_core_drp.vhd</component_name>	VHDL synthesis/simulation model.		
Directories			
<component_name>/ axi_lite_ipif_v1_01_a/</component_name>	Directory containing AXI4-Lite interface VHDL files.		
<component_name>/ interrupt_control_v2_01_a/</component_name>	Directory containing interrupt control VHDL files.		
<component_name>/ proc_common_v3_00_a/</component_name>	Library used by AXI4-Lite and interrupt modules.		

Back to Top

<project_name>/<project_name>.srcs/sources_1/ip/</project_name>

The <component name> directory contains the readme file provided with the core, which can include last-minute changes and updates.

Table 6-3: Component Name Directory

Name	Description	
<project_name>/<project_name>.srcs/sources_1/ip/<component_name></component_name></project_name></project_name>		
xadc_wiz_v2_3_readme.txt	Core readme file.	

Back to Top

<component name>/doc

The doc directory contains the PDF documentation provided with the core.

Table 6-4: Doc Directory

Name	Description	
<project_name>/<project_name>.srcs/sources_1/ip/<component_name>/doc</component_name></project_name></project_name>		
pg091-xadc-wiz.pdf LogiCORE IP XADC Wizard Product Guid		

Back to Top

<component name>/example design

The example design directory contains the example design files provided with the core.

Table 6-5: Example Design Directory

Name	Description
<project_name>/<project_name>.srcs/source</project_name></project_name>	es_1/ip/ <component_name>/example_design</component_name>
<component_name>_exdes.v(hd)</component_name>	Verilog and VHDL top-level example design file.
<component_name>_exdes.xdc</component_name>	Constraint file for example design.

Back to Top

<component name>/implement/results

The results directory should be created by the user and implementation files should be copied to the results directory before running timing simulations.

Table 6-6: Results Directory

Name	Description	
<project_name>/<project_name>.srcs/sources_1/ip/ <component_name>/implement/results</component_name></project_name></project_name>		
Implement script result files.		

Back to Top

<component name>/simulation

The simulation directory contains the simulation scripts provided with the core.

Table 6-7: Simulation Directory

Name	Description
<project_name>/<project_name>.srcs/sources_1/ip/<component_name>/simulation</component_name></project_name></project_name>	

Table 6-7: Simulation Directory (Cont'd)

Name	Description
<component_name>_tb.v[hd]</component_name>	Demonstration test bench.
Back to Top	•

Back to Top

simulation/functional

The functional directory contains functional simulation scripts provided with the core.

Table 6-8:	Functional	Directory
	i anctional	Directory

Name	Description	
<project_name>/<project_name>.srcs/sources_1/ip/ <component_name>/simulation/functional</component_name></project_name></project_name>		
simulate_xsim.sh simulate_xsim.bat	Linux and Windows simulation scripts for Vivado simulator.	
simulate_mti.do	ModelSim simulation script.	
simulate_ncsim.sh	Linux script for running simulation using Cadence Incisive Enterprise Simulator (IES).	
simulate_vcs.sh	Linux script for running simulation using VCS MX.	

Back to Top

simulation/timing

The timing directory contains timing simulation scripts provided with the core.

Table 6-9:	Functional	Directory
------------	------------	-----------

Name	Description	
<project_name>/<project_name>.srcs/sources_1/ip/ <component_name>/simulation/timing</component_name></project_name></project_name>		
simulate_xsim.sh simulate_xsim.bat	Linux and Windows simulation scripts for Vivado simulator.	
simulate_mti.do	ModelSim simulation script.	
simulate_ncsim.sh	Linux script for running simulation using Cadence Incisive Enterprise Simulator (IES).	

Back to Top

Simulation Scripts

Functional Simulation

The test scripts are a ModelSim, Cadence IES, VCS, VCS MX, or Vivado simulator macro that automate the simulation of the test bench. They are available from the following location:

```
<project_name>/<project_name>.srcs/sources_1/ip/<component_name>/
simulation/functional/
```

The test script performs the following tasks:

- Compiles the structural UNISIM simulation model
- Compiles HDL Example Design source code
- Compiles the demonstration test bench
- Starts a simulation of the test bench
- Opens a Wave window and adds signals of interest
- Runs the simulation to completion

Timing Simulation

The test scripts are a ModelSim, Cadence IES, or Vivado simulator macro that automate the simulation of the demonstration test bench. They are available from the following location:

```
<project_name>/<project_name>.srcs/sources_1/ip/<component_name>/
simulation/timing/
```

The test script performs the following tasks:

- · Compiles the routed example design
- Compiles the demonstration test bench
- Starts a simulation of the test bench
- Opens a Wave window and adds signals of interest
- Runs the simulation to completion

Example Design

Top-Level Example Design

The following files describe the top-level example design for the XADC Wizard core.

VHDL

```
<project_name>/<project_name>.srcs/sources_1/ip/<component_name>/
example_design/<component_name>_exdes.vhd
```

Verilog

```
<project_name>/<project_name>.srcs/sources_1/ip/<component_name>/
example_design/<component_name>_exdes.v
```

The example design, instantiates the XADC core that is generated by the wizard.

Demonstration Test Bench





The following files describe the demonstration test bench.

VHDL

```
<project_name>/<project_name>.srcs/sources_1/ip/<component_name>/
simulation/<component_name>_tb.vhd
```

Verilog

```
<project_name>/<project_name>.srcs/sources_1/ip/<component_name>/
simulation/<component_name>_tb.v
```

The demonstration test bench is a simple VHDL or Verilog program to exercise the example design and the core.

The demonstration test bench performs the following tasks:

- Generates the input S_AXI_ACLK/DCLK clock signal
- Applies a reset to the example design
- Monitors the alarms and other status outputs
- Reads the respective registers when a conversion is complete

Open Example Project Flow

In the Vivado tools, the command

open_example_project [get_ips <component_name>]

in the tcl console invokes a separate example design project where it creates <component_name>_exdes as the top module for synthesis and <component_name>_tb as the top module for simulation. Implementation or simulation of the example design can be run from the example project.



SECTION III: APPENDICES

Migrating Debugging Additional Resources



Appendix A

Migrating

This appendix describes migrating from older versions of the IP to the current IP release.

For information on migrating to the Vivado[™] Design Suite, see *Vivado Design Suite Migration Methodology Guide* (UG911) [Ref 6].

For a complete list of Vivado User and Methodology Guides, see the <u>Vivado Design Suite -</u> 2012.3 User Guides web page.

Parameter Changes in the XCI File

Interface_Selection parameter added for selecting "AXI4Lite", "DRP", and "None".

Port Changes

AXI Ports are added depending on the Interface selection.

Functionality Changes

AXI4-Lite interface support and simulation test bench added.



Appendix B

Debugging

Solution Centers

See the <u>Xilinx Solution Centers</u> for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.



Appendix C

Additional Resources

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see the Xilinx Support website at:

www.xilinx.com/support.

For a glossary of technical terms used in Xilinx documentation, see:

www.xilinx.com/company/terms.htm.

Feedback

Xilinx welcomes comments and suggestions about the XADC Wizard core and the accompanying documentation.

XADC Wizard

For comments or suggestions about the XADC Wizard core, submit a WebCase from <u>www.xilinx.com/support/clearexpress/websupport.htm</u>. Be sure to include the following information:

- Product name
- Core version number
- Explanation of your comments, including whether you are requesting an *enhancement* (you believe something could be improved) or reporting a *defect* (you believe something is not working correctly).

Documentation

For comments or suggestions about the XADC Wizard documentation, submit a WebCase from <u>www.xilinx.com/support/clearexpress/websupport.htm</u>. Be sure to include the following information:

- Document title
- Document number
- Page number(s) to which your comments refer
- Explanation of your comments, including whether the case is requesting an *enhancement* (you believe something could be improved) or reporting a *defect* (you believe something is working incorrectly).

References

These documents provide supplemental material useful with this product guide:

- 1. 7 Series FPGAs Overview (DS180)
- 2. 7 Series FPGAs XADC User Guide (UG480)
- 3. XADC Wizard Release Notes
- 4. LogiCORE IP XADC Wizard User Guide (UG772)
- 5. LogiCORE IP AXI Lite IPIF (axi_lite_ipif) Data Sheet (DS765)
- 6. Vivado Design Suite Migration Methodology Guide (UG911)
- 7. Vivado Design Suite user documentation

Technical Support

Xilinx provides technical support at <u>www.xilinx.com/support</u> for this LogiCORE[™] IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled DO NOT MODIFY.

See the IP Release Notes Guide (<u>XTP025</u>) for more information on this core. For each core, there is a master Answer Record that contains the Release Notes and Known Issues list for the core being used. The following information is listed for each version of the core:

New Features

- Resolved Issues
- Known Issues

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
10/16/12	1.0	 Initial Xilinx release of Product Guide and replaces UG772
		 Added Vivado and Zynq-7000 information in IP Facts Table
		 Added support for AXI4-Lite interface
		 Added Fig. 1-1 block diagram and Vivado GUIs throughout book
		Added Product Specification and Designing with the Core sections
		Added Section II: Vivado Design Suite and Section III: Appendices

Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product secifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at http://www.xilinx.com/warranty.htm; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: http://www.xilinx.com/warranty.htm#critapps.

© Copyright 2012 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.