AR# 71584
|Zynq UltraScale+ MPSoC: How to view SATA performance in Linux
描述
On Zynq UltraScale+ MPSoC devices, how can I see SATA read and write performance in Linux?
解决方案
In order to see SATA read and write performance in Linux you will need to follow the instructions below.
1) Enable CCI (Coherency) for the SATA controller in the Vivado design and generate the HDF as shown below:
2) Create a PetaLinux project using the above design HDF.
Refer to (UG1144) for more details.
3) Add the device-tree node for the SATA controller node in system-user.dtsi as shown below.
Note that you can apply the coherency to the SATA controller for each port.
&sata {
dma-coherent;
};
4) Enable the SLCR_SATA TZ register in the function psu_apply_master_tz in <plnx-proj-root>/porject-spec/hw-description/psu_init.c:
unsigned long psu_apply_master_tz(void)
{
/*
* RPU
*/
/*
* DP TZ
*/
/*
* Register : slcr_dpdma @ 0XFD690040
* TrustZone classification for DisplayPort DMA
* PSU_FPD_SLCR_SECURE_SLCR_DPDMA_TZ 1
* DPDMA TrustZone Settings
* (OFFSET, MASK, VALUE) (0XFD690040, 0x00000001U ,0x00000001U)
*/
PSU_Mask_Write(FPD_SLCR_SECURE_SLCR_DPDMA_OFFSET,
0x00000001U, 0x00000001U);
/*##################################################################### */
/*
* SATA TZ
*/
/*
* Register : slcr_sata @ 0XFD690020 1
* SATA TrustZone Settings
* (OFFSET, MASK, VALUE) (0XFD690020, 0x0000000FU ,0x0000000FU)
*/
PSU_Mask_Write(0xFD690020, 0x0000000FU, 0x0000000FU);
/*
* PCIE TZ
*/
/*
* Register : slcr_pcie @ 0XFD690030
* TrustZone classification for DMA Channel 0
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_DMA_0 1
* TrustZone classification for DMA Channel 1
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_DMA_1 1
* TrustZone classification for DMA Channel 2
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_DMA_2 1
* TrustZone classification for DMA Channel 3
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_DMA_3 1
* TrustZone classification for Ingress Address Translation 0
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_AT_INGR_0 1
* TrustZone classification for Ingress Address Translation 1
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_AT_INGR_1 1
* TrustZone classification for Ingress Address Translation 2
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_AT_INGR_2 1
* TrustZone classification for Ingress Address Translation 3
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_AT_INGR_3 1
* TrustZone classification for Ingress Address Translation 4
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_AT_INGR_4 1
* TrustZone classification for Ingress Address Translation 5
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_AT_INGR_5 1
* TrustZone classification for Ingress Address Translation 6
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_AT_INGR_6 1
* TrustZone classification for Ingress Address Translation 7
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_AT_INGR_7 1
* TrustZone classification for Egress Address Translation 0
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_AT_EGR_0 1
* TrustZone classification for Egress Address Translation 1
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_AT_EGR_1 1
* TrustZone classification for Egress Address Translation 2
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_AT_EGR_2 1
* TrustZone classification for Egress Address Translation 3
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_AT_EGR_3 1
* TrustZone classification for Egress Address Translation 4
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_AT_EGR_4 1
* TrustZone classification for Egress Address Translation 5
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_AT_EGR_5 1
* TrustZone classification for Egress Address Translation 6
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_AT_EGR_6 1
* TrustZone classification for Egress Address Translation 7
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_AT_EGR_7 1
* TrustZone classification for DMA Registers
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_DMA_REGS 1
* TrustZone classification for MSIx Table
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_MSIX_TABLE 1
* TrustZone classification for MSIx PBA
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_MSIX_PBA 1
* TrustZone classification for ECAM
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_ECAM 1
* TrustZone classification for Bridge Common Registers
* PSU_FPD_SLCR_SECURE_SLCR_PCIE_TZ_BRIDGE_REGS 1
* PCIe TrustZone settings. This register may only be modified during bootu
* p (while PCIe block is disabled)
* (OFFSET, MASK, VALUE) (0XFD690030, 0x01FFFFFFU ,0x01FFFFFFU)
*/
PSU_Mask_Write(FPD_SLCR_SECURE_SLCR_PCIE_OFFSET,
0x01FFFFFFU, 0x01FFFFFFU);
/*##################################################################### */
/*
* USB TZ
*/
/*
* Register : slcr_usb @ 0XFF4B0034
* TrustZone Classification for USB3_0
* PSU_LPD_SLCR_SECURE_SLCR_USB_TZ_USB3_0 1
* TrustZone Classification for USB3_1
* PSU_LPD_SLCR_SECURE_SLCR_USB_TZ_USB3_1 1
* USB3 TrustZone settings
* (OFFSET, MASK, VALUE) (0XFF4B0034, 0x00000003U ,0x00000003U)
*/
PSU_Mask_Write(LPD_SLCR_SECURE_SLCR_USB_OFFSET,
0x00000003U, 0x00000003U);
/*##################################################################### */
/*
* SD TZ
*/
/*
* Register : IOU_AXI_RPRTCN @ 0XFF240004
* AXI protection [0] = '0' : Normal access [0] = '1' : Previleged access [
* 1] = '0' : Secure access [1] = '1' : No secure access [2] = '0' : Data a
* ccess [2] = '1'' : Instruction access
* PSU_IOU_SECURE_SLCR_IOU_AXI_RPRTCN_SD0_AXI_ARPROT 2
* AXI protection [0] = '0' : Normal access [0] = '1' : Previleged access [
* 1] = '0' : Secure access [1] = '1' : No secure access [2] = '0' : Data a
* ccess [2] = '1'' : Instruction access
* PSU_IOU_SECURE_SLCR_IOU_AXI_RPRTCN_SD1_AXI_ARPROT 2
* AXI read protection type selection
* (OFFSET, MASK, VALUE) (0XFF240004, 0x003F0000U ,0x00120000U)
*/
PSU_Mask_Write(IOU_SECURE_SLCR_IOU_AXI_RPRTCN_OFFSET,
0x003F0000U, 0x00120000U);
/*##################################################################### */
/*
* Register : IOU_AXI_WPRTCN @ 0XFF240000
* AXI protection [0] = '0' : Normal access [0] = '1' : Previleged access [
* 1] = '0' : Secure access [1] = '1' : No secure access [2] = '0' : Data a
* ccess [2] = '1'' : Instruction access
* PSU_IOU_SECURE_SLCR_IOU_AXI_WPRTCN_SD0_AXI_AWPROT 2
* AXI protection [0] = '0' : Normal access [0] = '1' : Previleged access [
* 1] = '0' : Secure access [1] = '1' : No secure access [2] = '0' : Data a
* ccess [2] = '1'' : Instruction access
* PSU_IOU_SECURE_SLCR_IOU_AXI_WPRTCN_SD1_AXI_AWPROT 2
* AXI write protection type selection
* (OFFSET, MASK, VALUE) (0XFF240000, 0x003F0000U ,0x00120000U)
*/
PSU_Mask_Write(IOU_SECURE_SLCR_IOU_AXI_WPRTCN_OFFSET,
0x003F0000U, 0x00120000U);
/*##################################################################### */
/*
* GEM TZ
*/
/*
* Register : IOU_AXI_RPRTCN @ 0XFF240004
* AXI protection [0] = '0' : Normal access [0] = '1' : Previleged access [
* 1] = '0' : Secure access [1] = '1' : No secure access [2] = '0' : Data a
* ccess [2] = '1'' : Instruction access
* PSU_IOU_SECURE_SLCR_IOU_AXI_RPRTCN_GEM0_AXI_ARPROT 2
* AXI protection [0] = '0' : Normal access [0] = '1' : Previleged access [
* 1] = '0' : Secure access [1] = '1' : No secure access [2] = '0' : Data a
* ccess [2] = '1'' : Instruction access
* PSU_IOU_SECURE_SLCR_IOU_AXI_RPRTCN_GEM1_AXI_ARPROT 2
* AXI protection [0] = '0' : Normal access [0] = '1' : Previleged access [
* 1] = '0' : Secure access [1] = '1' : No secure access [2] = '0' : Data a
* ccess [2] = '1'' : Instruction access
* PSU_IOU_SECURE_SLCR_IOU_AXI_RPRTCN_GEM2_AXI_ARPROT 2
* AXI protection [0] = '0' : Normal access [0] = '1' : Previleged access [
* 1] = '0' : Secure access [1] = '1' : No secure access [2] = '0' : Data a
* ccess [2] = '1'' : Instruction access
* PSU_IOU_SECURE_SLCR_IOU_AXI_RPRTCN_GEM3_AXI_ARPROT 2
* AXI read protection type selection
* (OFFSET, MASK, VALUE) (0XFF240004, 0x00000FFFU ,0x00000492U)
*/
PSU_Mask_Write(IOU_SECURE_SLCR_IOU_AXI_RPRTCN_OFFSET,
0x00000FFFU, 0x00000492U);
/*##################################################################### */
/*
* Register : IOU_AXI_WPRTCN @ 0XFF240000
* AXI protection [0] = '0' : Normal access [0] = '1' : Previleged access [
* 1] = '0' : Secure access [1] = '1' : No secure access [2] = '0' : Data a
* ccess [2] = '1'' : Instruction access
* PSU_IOU_SECURE_SLCR_IOU_AXI_WPRTCN_GEM0_AXI_AWPROT 2
* AXI protection [0] = '0' : Normal access [0] = '1' : Previleged access [
* 1] = '0' : Secure access [1] = '1' : No secure access [2] = '0' : Data a
* ccess [2] = '1'' : Instruction access
* PSU_IOU_SECURE_SLCR_IOU_AXI_WPRTCN_GEM1_AXI_AWPROT 2
* AXI protection [0] = '0' : Normal access [0] = '1' : Previleged access [
* 1] = '0' : Secure access [1] = '1' : No secure access [2] = '0' : Data a
* ccess [2] = '1'' : Instruction access
* PSU_IOU_SECURE_SLCR_IOU_AXI_WPRTCN_GEM2_AXI_AWPROT 2
* AXI protection [0] = '0' : Normal access [0] = '1' : Previleged access [
* 1] = '0' : Secure access [1] = '1' : No secure access [2] = '0' : Data a
* ccess [2] = '1'' : Instruction access
* PSU_IOU_SECURE_SLCR_IOU_AXI_WPRTCN_GEM3_AXI_AWPROT 2
* AXI write protection type selection
* (OFFSET, MASK, VALUE) (0XFF240000, 0x00000FFFU ,0x00000492U)
*/
PSU_Mask_Write(IOU_SECURE_SLCR_IOU_AXI_WPRTCN_OFFSET,
0x00000FFFU, 0x00000492U);
/*##################################################################### */
/*
* QSPI TZ
*/
/*
* Register : IOU_AXI_WPRTCN @ 0XFF240000
* AXI protection [0] = '0' : Normal access [0] = '1' : Previleged access [
* 1] = '0' : Secure access [1] = '1' : No secure access [2] = '0' : Data a
* ccess [2] = '1'' : Instruction access
* PSU_IOU_SECURE_SLCR_IOU_AXI_WPRTCN_QSPI_AXI_AWPROT 2
* AXI write protection type selection
* (OFFSET, MASK, VALUE) (0XFF240000, 0x0E000000U ,0x04000000U)
*/
PSU_Mask_Write(IOU_SECURE_SLCR_IOU_AXI_WPRTCN_OFFSET,
0x0E000000U, 0x04000000U);
/*##################################################################### */
/*
* NAND TZ
*/
/*
* Register : IOU_AXI_RPRTCN @ 0XFF240004
* AXI protection [0] = '0' : Normal access [0] = '1' : Previleged access [
* 1] = '0' : Secure access [1] = '1' : No secure access [2] = '0' : Data a
* ccess [2] = '1'' : Instruction access
* PSU_IOU_SECURE_SLCR_IOU_AXI_RPRTCN_NAND_AXI_ARPROT 2
* AXI read protection type selection
* (OFFSET, MASK, VALUE) (0XFF240004, 0x01C00000U ,0x00800000U)
*/
PSU_Mask_Write(IOU_SECURE_SLCR_IOU_AXI_RPRTCN_OFFSET,
0x01C00000U, 0x00800000U);
/*##################################################################### */
/*
* Register : IOU_AXI_WPRTCN @ 0XFF240000
* AXI protection [0] = '0' : Normal access [0] = '1' : Previleged access [
* 1] = '0' : Secure access [1] = '1' : No secure access [2] = '0' : Data a
* ccess [2] = '1'' : Instruction access
* PSU_IOU_SECURE_SLCR_IOU_AXI_WPRTCN_NAND_AXI_AWPROT 2
* AXI write protection type selection
* (OFFSET, MASK, VALUE) (0XFF240000, 0x01C00000U ,0x00800000U)
*/
PSU_Mask_Write(IOU_SECURE_SLCR_IOU_AXI_WPRTCN_OFFSET,
0x01C00000U, 0x00800000U);
/*##################################################################### */
/*
* DMA TZ
*/
/*
* Register : slcr_adma @ 0XFF4B0024
* TrustZone Classification for ADMA
* PSU_LPD_SLCR_SECURE_SLCR_ADMA_TZ 0xFF
* RPU TrustZone settings
* (OFFSET, MASK, VALUE) (0XFF4B0024, 0x000000FFU ,0x000000FFU)
*/
PSU_Mask_Write(LPD_SLCR_SECURE_SLCR_ADMA_OFFSET,
0x000000FFU, 0x000000FFU);
/*##################################################################### */
/*
* Register : slcr_gdma @ 0XFD690050
* TrustZone Classification for GDMA
* PSU_FPD_SLCR_SECURE_SLCR_GDMA_TZ 0xFF
* GDMA Trustzone Settings
* (OFFSET, MASK, VALUE) (0XFD690050, 0x000000FFU ,0x000000FFU)
*/
PSU_Mask_Write(FPD_SLCR_SECURE_SLCR_GDMA_OFFSET,
0x000000FFU, 0x000000FFU);
/*##################################################################### */
return 1;
}
5) Create an FSBL bbappend file under <plnx-proj-root>/project-spec/meta-user/recipes-bsp/fsbl/fsbl_%.bbappend and refer to the PetaLinux Yocto Tips wiki page to update psu_init.c changes to the FSBL.
6) Add the attached recipes to the directory <plnx-proj-root>/project-spec/meta-user/recipes-apps and enable this package in <plnx-proj-root>/project-spec/meta-user/conf/petalinuxbsp.conf as shown below:
IMAGE_INSTALL += "\
hdparm-xlnx \
"
7) Build the images and boot the target board.
8) Connect the JTAG cable and Launch the XSCT console using XSDK.
9) Halt at U-boot and verify the SLCR_SATA register as shown below:
xsct% connect
xsct% ta
1 PS TAP
2 PMU
3 PL
4 PSU
5 RPU
6 Cortex-R5 #0 (Halted)
7 Cortex-R5 #1 (Lock Step Mode)
8 APU
9* Cortex-A53 #0 (Running)
10 Cortex-A53 #1 (Power On Reset)
11 Cortex-A53 #2 (Power On Reset)
12 Cortex-A53 #3 (Power On Reset)
xsct% ta 4
xsct% mrd 0xFD690020
FD690020: 0000000F
xsct%
10) Continue to boot Linux once the SLCR_SATA register is verified.
11) Once Linux is up and running on the target board, run the below commands and you should be able to see the performance:
PetaLinux 2018.2 zcu102-sata-perf /dev/ttyPS0
zcu102-sata-perf login: root
Password:
root@zcu102-sata-perf:~#
root@zcu102-sata-perf:~# fdisk -l
Disk /dev/mmcblk0: 15.9 GB, 15931539456 bytes
255 heads, 63 sectors/track, 1936 cylinders
Units = cylinders of 16065 * 512 = 8225280 bytes
Device Boot Start End Blocks Id System
/dev/mmcblk0p1 1 1937 15556608 c Win95 FAT32 (LBA)
Disk /dev/sda: 250.0 GB, 250059350016 bytes
255 heads, 63 sectors/track, 30401 cylinders
Units = cylinders of 16065 * 512 = 8225280 bytes
Disk /dev/sda doesn't contain a valid partition table
root@zcu102-sata-perf:~#
root@zcu102-sata-perf:~# hdparm-xlnx -e /dev/sda
/dev/sda:
Timing O_DIRECT disk writes: 3086 MB in 10.01 seconds = 308.42 MB/sec
[ 221.054179] ata2.00: Enabling discard_zeroes_data
root@zcu102-sata-perf:~#
本答复记录是否对您有帮助？
附件
| 文件名 | 文件大小 | File Type |
|---|---|---|
| hdparm-xlnx.zip | 45 KB | ZIP |
| AR# 71584 | |
|---|---|
| 日期 | 05/24/2019 |
| 状态 | Active |
| Type | 综合文章 |
| 器件 | |
| Tools | |
| Boards & Kits | |
People Also Viewed