Xilinx 现在是AMD 的一部分更新的隐私条款
  2. 开发板
  3. Avnet PicoZed
点击放大图片

Avnet PicoZed

by: Avnet

PicoZed™ is a highly flexible, rugged, System-On-Module, or SOM that is based on the Xilinx Zynq®-7000 SoC. It offers designers the flexibility to migrate between the 7010, 7015, 7020, and 7030 Zynq-7000 SoC devices in a pin-compatible footprint. The PicoZed module contains the common functions required to support the core of most SoC designs, including memory, configuration, Ethernet, USB, and clocks. It provides easy access to over 100 user I/O pins through three I/O connectors on the backside of the module. These connectors also support access to dedicated interfaces for Ethernet, USB, JTAG, power and other control signals, as well as the GTP/GTX transceivers on the 7015/7030 models. The transceiver based 7015 and 7030 versions of PicoZed are a superset of the 7010/7020 version, adding four high-speed serial transceiver ports to the I/O connectors. Designers can simply design their own carrier card, plug-in PicoZed, and start their application development with a proven Zynq-7000 SoC sub-system.

The PicoZed kit is supported by the www.picozed.org community website where users can download kit documentation and reference designs as well as collaborate with other engineers also working on Zynq designs.

  • 价格: $178.00
  • 产品编号: AES-Z7PZ-7Z010-SOM-G
  • 器件支持:
    • Zynq-7000
  • Partner Tier: Premier Partner
  • 查看合作伙伴资料
Buy from Partner
要求信息

主要特性与优势

  • XC7Z010-1CLG400
  • XC7Z020-1CLG400
  • XC7Z015-1SBG485
  • XC7Z030-1SBG485
  • 1 GB of DDR3 SDRAM
  • 128 Mb of QSPI Flash
  • 4 GB eMMC
  • 10/100/1000 Ethernet PHY
  • USB 2.0 PHY
  • 7Z010 Version - 113 User I/O (100 PL, 13 PS MIO)
  • 7Z010 Version - PL I/O configurable as up to 48 LVDS pairs or 100 single-ended I/O
  • 7Z030 Version - 148 User I/O (135 PL, 13 PS MIO)
  • 7Z030 Version - PL I/O configurable as up to 65 LVDS pairs or 135 single-ended I/O
  • 7Z015 Version - 4 GTP Transceivers
  • 7Z020 Version - 138 User I/O (125 PL, 13 PS MIO)
  • 7Z020 Version - PL I/O configurable as up to 60 LVDS pairs or 125 single-ended I/O
  • 7Z015 Version - 148 User I/O (135 PL, 13 PS MIO )
  • 7Z015 Version - PL I/O configurable as up to 65 LVDS pairs or 135 single-ended I/O
  • 7Z030 Version - 4 GTX Transceivers
  • JTAG configuration port accessible via I/O connectors
  • PS JTAG pins accessible via I/O connectors
  • 33.33 MHz oscillator
  • Software: Linux BSP and reference design

包裝內容物含配件

  • Getting Started Card
  • PicoZed board (for production)