Xilinx 现在是AMD 的一部分更新的隐私条款
  2. IP 核
  3. XPS System Monitor/Analog Digital Converter

XPS System Monitor/Analog Digital Converter

Overview

Product Description

The XPS SYSMON ADC IP Core is a 32-bit slave peripheral that connects to the PLB (Processor Local Bus) and provides the controller interface for System Monitor (SYSMON) hard macro on Virtex®-5.

Key Features and Benefits

  • Connects as a 32-bit slave on PLB V4.6 buses of 32, 64 or 128 bits
  • Uses dedicated System Monitor (SYSMON) hard macro on Virtex-5 devices
  • Supports 10-bit, 200-kSPS (kilo-Samples Per Second) Analog-to-Digital Converter (ADC)
  • Supports on chip monitoring of supply voltage and temperature

Support

器件系列:

设计工具:

Documentation
Default Default 标题 文件类型 日期