2. 技术支持
  3. AR# 3461: M1.4 PAR - PAR runs out of memory during placement of design with hard macros (.nmc's) that contain routing information.
  4. AR# 34614: 11.4 EDK - ML510 BSB C_PPC440MC_ROW_CONFLICT_MASK and C_PPC440MC_BANK_CONFLICT_MASK are incorrect

AR# 34614

|

11.4 EDK - ML510 BSB C_PPC440MC_ROW_CONFLICT_MASK and C_PPC440MC_BANK_CONFLICT_MASK are incorrect

描述

For the ML510 BSB theC_PPC440MC_ROW_CONFLICT_MASK and C_PPC440MC_BANK_CONFLICT_MASK are incorrect. This can cause memory tests to fail.

解决方案

The values forthe ML510 DDR2 are as follows:
  • C_DDR_DWIDTH = 64
  • Address Offset = log2(64/8) = 3
  • Column Address Width = 10
  • Row Address Width = 14
  • Bank Address Width = 2
Going through the "Row Conflict and Bank Conflict Mask Settings" on page 13 of the LogiCORE IP DDR2 Memory Controller for PowerPC 440 Processors (v3.00b) Data Sheet -v1.9, April 19, 2010 (DS567):

the MI_BANKCONFLICT_MASK = 32'h01800000 and

the MI_ROWCONFLICT_MASK = 32'h007FFE00 for the ML510 board.

This problem has been fixed in the 12.2 release.

链接问答记录

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
38095 ML510 - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 34614
日期 05/19/2012
状态 Active
Type 已知问题
器件
Tools
IP
Boards & Kits
People Also Viewed