AR# 34780: MIG 7 Series and Virtex-6 DDR2/DDR3 - User Interface - Masking Data
AR# 34780
|
MIG 7 Series and Virtex-6 DDR2/DDR3 - User Interface - Masking Data
描述
This part of the MIG design assistant guidesyou to information on Masking Data with the User Interface.
Note: This Answer Record is a part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.
解决方案
Data Mask is an option in the MIG GUI and can be deselected to save pins.
Data masking occurs on a per byte basis (cannot mask individual bits).The user interface uses the input app_wdf_mask[APP_MASK_WIDTH - 1:0] to determine the bytes masked during a write.This corresponds to the signal ddr_dm[(DQ_WIDTH/8) - 1:0] at the top level, which goes out to the memory.
For timing diagrams and more information, see UG406 and UG586 under DDR2 and DDR3 Interface Solution > Interfacing to the Core.