2. 技术支持
  3. AR# 4409: SYNPLIFY: How to disable RAM inference using the syn_ramstyle attribute?
  4. AR# 44096: MIG Spartan-6 FPGA DDR2/DDR3 - Output Directory/File Descriptions

AR# 44096

|

MIG Spartan-6 FPGA DDR2/DDR3 - Output Directory/File Descriptions

描述

This section of the MIG Design Assistant focuses on the output directory structure and generated files for Spartan-6 FPGA DDR3/DDR2 designs. Below you will find information related to your specific question.

Note: This Answer Record is a part of the Xilinx MIG Solution Center (Xilinx Answer 34243). The Xilinx MIG Solution Center is available to address all questions related to MIG. Whether you are starting a new design with MIG or troubleshooting a problem, use the MIG Solution Center to guide you to the right information.

解决方案

For a description of the output directory structure and files for Spartan-6 FPGADDR3/DDR2 designs, please see the "Getting Started" -> "Directory Structure and File Descriptions" section in the Spartan-6 FPGA Memory Interface Solutions User Guide (UG416). This document can be found here:
http://www.xilinx.com/support/documentation/ipmeminterfacestorelement_meminterfacecontrol_mig-v6.htm.

链接问答记录

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
44095 MIG Spartan-6 FPGA DDR2/DDR3 - MIG Output N/A N/A
AR# 44096
日期 12/15/2012
状态 Active
Type 综合文章
器件
IP
People Also Viewed