An IP example design using the "Tandem with field updates" option generates the following errors and critical warnings when the executing design_field_updates.tcl script.
This article is part of the PCI Express Solution Centre
(Xilinx Answer 34536) | Xilinx Solution Center for PCI Express |
The xdma_app.v module has an "leds" output port.
This output is expected to be connected to led_0, led_1, led_2 and led_3 ports in the example design top file.
Follow the steps below to resolve this issue.
1) Add the output ports led_0, led_1, led_2, led_3.
2) Connect the leds output from the xdma_app module instance to the output ports.
3) Add the following Tcl commands in the static_synth.tcl file before the synth_design command.
Revision History:
AR# 71466 | |
---|---|
日期 | 11/14/2018 |
状态 | Active |
Type | 综合文章 |
器件 | |
Tools | |
IP |