2. IP 核
  3. Processor System Reset Module

Processor System Reset Module

简介

产品描述

The Xilinx Processor System Reset Module design allows the customer to tailor the design to suit their application by setting certain parameters to enable/disable features. The parameterizable features of the design are discussed in Processor System Reset Module Design Parameters.

主要特性与优势

  • Asynchronous external reset input is synchronized with clock.
  • Asynchronous auxiliary external reset input is synchronized with clock.
  • Both the external and auxiliary reset inputs are selectable active high or active low.
  • Selectable minimum pulse width for reset inputs to be recognized.
  • Selectable load equalizing.
  • DCM Locked input.
  • Power On Reset generation.

资源利用

技术支持

器件系列:

设计工具:

相关产品:

技术文档

特色技术文档

Default Default 标题 文件类型 日期