2. 技术支持
  3. AR# 40835: Design Advisory for Xilinx Timing Solution Center

AR# 40835

|

Design Advisory for Xilinx Timing Solution Center

描述

Design Advisory Answer Records are created for issues that are important to designs currently in progress and can be selected to be included in the Xilinx Alert Notification System.

Note: This Answer Record is part of the Xilinx Timing Analysis Solution Center (Xilinx Answer 40832). The Xilinx Timing Analysis Solution Center is available to address all questions related to Timing Analysis. Whether you are trying to setup timing constraint on a new design or troubleshooting a timing error, use the Timing Analysis Solution Center to guide you to the right information.

解决方案

Please review (Xilinx Answer 42444) if you have a Virtex-6 FPGA design using Block RAM.

Please review (Xilinx Answer 47938) if you have a Virtex-6 FPGA design using I/O Standards on OPADs (Tioop/Tiotp).

Please review (Xilinx Answer 54230) if you have a Spartan-3a/Spartan-3an/Spartan-3e/Virtex-4/Virtex-5/6 series/7 series FPGA design using out-of-phase cross clock domain data paths.

Please review (Xilinx Answer 54246) if you have 7 series FPGA design using long wire routes.

链接问答记录

主要问答记录

Answer Number 问答标题 问题版本 已解决问题的版本
40832 Xilinx 时序分析解决方案中心 N/A N/A

子答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
47938 有关 14.1 时序分析 Virtex-6 的设计咨询——Tioop/Tiotp 值在分析 OFFSET OUT 和 FROM:TO 约束时有所增加 N/A N/A
42444 Design Advisory for Virtex-6 FPGA - Designs using 18K/36K block RAM or 18K/36K FIFO must be re-run through timing analysis N/A N/A
54230 Design Advisory for 14.x Timing Analysis for Spartan3a/Spartan3an/Spartan3e/Virtex4/Virtex5/6 Series/7 Series - Timing Score increases due to hold violations N/A N/A
54246 面向 2012.3 和更早期 Vivado 的 7 系列时序分析的设计咨询 - 需要使用 Vivado 设计套件2012.4 进行 7 系列时序分析 N/A N/A
AR# 40835
日期 02/25/2013
状态 Active
Type 设计咨询
器件 More Less
People Also Viewed