2. 技术支持
  3. AR# 36075: Design Assistant for PCI Express - 128-bit interface with packet straddling

AR# 36075

|

Design Assistant for PCI Express - 128-bit interface with packet straddling

描述

This answer record is the starting point for questions regarding the 128-bit interface and packet straddling.

Note: This Answer Record is a part of the Xilinx Solution Center for PCI Express (Xilinx Answer 34536). The Xilinx Solution Center for PCI Express is available to address all questions related to PCIe. Whether you are starting a new design with PCIe or troubleshooting a problem, use the Solution Center for PCIe to guide you to the right information.

解决方案

The x8 Gen 2 core uses a 128-bit TRN interface. Received packets may not always start on bits 128:121, but may start at other places in the 128-bit bus. These straddled packets can be interpreted using the trn_trem_n bus. See the core's User Guide (UG517) for more information on how to read the straddled packets in the "Receiving Inbound Packets" section. See (Xilinx Answer 35920) to help locate the correct User Guide. There is no option to have the core de-straddle packets for the user.

Revision History
08/13/2010 - Initial Release

链接问答记录

相关答复记录

Answer Number 问答标题 问题版本 已解决问题的版本
37042 Design Assistant for PCI Express - Is 128-bit interface maintained when x8 Gen2 comes up in Gen1 speed? N/A N/A
36049 Design Assistant for PCI Express - TRN User Application Interface Questions N/A N/A
35920 Xilinx Solution Center for PCI Express - Documentation N/A N/A
34538 Xilinx Solution Center for PCI Express - Design Assistant N/A N/A
AR# 36075
日期 03/04/2013
状态 Active
Type 综合文章
器件 More Less
IP
People Also Viewed